

ECE232: Hardware Organization and Design

Part 3: Verilog Tutorial

http://www.ecs.umass.edu/ece/ece232/

# **Basic Verilog**

```
module <module_name> (<module_terminal_list>);
  <module_terminal_definitions>
...
  <functionality_of_module>
...
endmodule
```

Engin 112 Verilog examples:

http://www.ecs.umass.edu/ece/engin112/labs/lab-E2-F09.html http://www.ecs.umass.edu/ece/engin112/labs/lab-E3-F09.html

ECE 353 – Verilog Resources


http://www.ecs.umass.edu/ece353/verilog/verilog.html

ECE 667 Verilog (on the left side menu):

http://www.ecs.umass.edu/ece/labs/vlsicad/ece667/ece667.html

http://www.asic-world.com/examples/verilog/index.html

DE 232 Verilog tutorial



#### 

Multiple ways of implementing Full Adder

blocking assignment, non-blocking assignments

concurrent assignment

ECE 232 Verilog tutorial 4

# Ripple Carry Adder


```
4-bit Adder
module adder4(A, B, cin, S, cout);
  input[3:0] A, B;
  input cin;
  output[3:0] S;
  output cout;
  wire c1, c2, c3;
  // 4 instantiated 1-bit Full Adders
  FullAdder fa0(A[0], B[0], cin, c1, S[0]);
  FullAdder fa1(A[1], B[1], c1, c2, S[1]);
  FullAdder fa2(A[2], B[2], c2, c3, S[2]);
  FullAdder fa3(A[3], B[3], c3, cout, S[3]);
endmodule
ECE 232
Verilog tutorial
```


#### **HDL Overview**

- Hardware description languages (HDL) offer a way to design circuits using text-based descriptions
- HDL describes hardware using keywords and expressions.
  - · Representations for common forms
    - » Logic expressions, truth tables, functions, logic gates
  - Any combinational or sequential circuit
- HDLs have two objectives
  - Allow for <u>testing/verification</u> using computer simulation
    - » Includes syntax for timing, delays
  - · Allow for synthesis
    - » Synthesizable HDL
  - · The two forms often differ !
  - · We will use synthesizable subset of verilog
- Two primary hardware description languages
  - VHDL
  - Verilog

ECE 232

Verilog tutorial





# **Verilog Statements**

#### Verilog has two basic types of statements

1. Concurrent statements (combinational)

(things are happening concurrently, ordering does not matter)

Gate instantiations

```
and (z, x, y), or (c, a, b), xor (S, x, y), etc.
```

Continuous assignments

```
assign Z = x \& y; c = a | b; S = x ^ y
```

2. Procedural statements (sequential)

(executed in the order written in the code)

- always @ executed continuously when the event is active always @ (posedge clock)
- initial executed only once (used in simulation)
- if then else statements

ECE 232

Verilog tutorial

9

## wire and gate-level Keywords

- Example of gate instantiation
  - ° wire defines internal circuit connection
  - ° Each gate (and, or, not) defined on a separate line
  - Gate I/O includes wires and port values
  - ° Note: each gate is instantiated with a name (e.g., g1)

```
//HDL Example 2
//----

module smpl_circuit(A,B,C,x,y);
input A,B,C;
output x,y;
wire e;
and g1(e,A,B);
not g2(y,C);
or g3(x,e,y);
endmodule
```

ECE 232

Verilog tutorial

10

# Specifying Boolean Expressions

Example of continuous assignment

```
//HDL Example 3
//Circuit specified with Boolean equations
module circuit_bln (x,y,A,B,C,D);
 input A,B,C,D;
  output x,y;
  assign x = A | (B \& C) | (\sim B \& C);
  assign y = ( \sim B \& C) | (B \& \sim C \& \sim D);
endmodule
                                assign keyword used to indicate
                                expression
                                Assignment takes place continuously
                                Note new symbols specific for Verilog
                                 ° OR -> |
                                 ° AND -> &
                                 ° NOT -> ~
                         Verilog tutorial
```

## **User Defined Primitives**

```
//HDL Example 4
//User defined primitive(UDP)
primitive crctp (x,A,B,C);
 output x;
 input A,B,C;
//Truth table for x(A,B,C) = Minterms (0,2,4,6,7)
 table
     A B C: x (Note that this is only a comment)
    0 0 0 : 1;
    0 0 1:0;
      1 0 : 1;
      1 1:0;
      0 0 : 1;
      0 1 : 0;
      1 0 : 1;
    1 1 1:1;

    Allows definition of truth table

 endtable
                         ° Only one output is allowed
endprimitive
                       Verilog tutorial
```

# More Verilog Examples - 1

# More Verilog Examples - 2

- Easy to define arithmetic functionality
- ° Each comparison creates a single bit result
- Synthesizer automatically converts RTL description to gate-level description
  - ° RTL = register transfer level

ECE 232

Verilog tutorial

14

# More Verilog Examples - 3

· Example of sequential assignment

```
//HDL Example 7
//-----
//Behavioral description of 2-to-1-line multiplexer

module mux2x1_bh(A,B,select,OUT);
  input A,B,select;
  output OUT;
  reg OUT;
  always @ (select or A or B)
    if (select == 1) OUT = A;
  else OUT = B;
endmodule
```

- Conditional statements (if, else) allow for output choices
- always keyword used to indicate action based on variable change
- Generally conditional statements lead to multiplexers

ECE 232

Verilog tutorial

15

# Modeling Circuit Delay

- ° This is for simulation only (not for synthesis)
- Timescale directive indicates units of time for simulation
  - ° 'timescale 1ns / 100ps
- ° #(30) indicates an input to output delay for gate g1 of 30 ns
- ° #(10) indicates an input to output delay for gate g2 of 10 ns

```
//HDL Example 2
//-----
//Description of circuit with delay

module circuit_with_delay (A,B,C,x,y);
    input A,B,C;
    output x,y;
    wire e;
    and #(30) g1(e,A,B);
    or #(20) g3(x,e,y);
    not #(10) g2(y,C);
endmodule


ECE 232

Verilog tutorial
```

8

## Test bench Stimulus - 1

```
//HDL Example 8
   //Stimulus for simple circuit
  module stimcrct;
                                                 Module circuit with delay is
  reg A,B,C;
   wire x,y;
                                                 reg keyword indicates that values are stored (driven)
  circuit_with_delay cwd(A,B,C,x,y);
   initial
                                                 Stimulus signals are applied sequentially
           A = 1'b0; B = 1'b0; C = 1'b0;
        #100
                                                 $finish indicates simulation should end
           A = 1'b1; B = 1'b1; C = 1'b1;
        #100 $finish;
      end
                                                 Result: collection of waveforms
   endmodule
   //Description of circuit with delay
   // NOT synthesizable !
   module circuit_with_delay (A,B,C,x,y);
      input A, B, C;
      output x,y;
      wire e;
      and #(30) g1(e,A,B);
      or \#(20) g3(x,e,y);
      not #(10) g2(y,C);
endmodule
                              Verilog tutorial
```




```
Modeling Sequential Elements

module D-latch (D, Clk, Q); D Latch
input D, Clk;
output Q;
reg Q;
always @(D or Clk)
if (Clk)
Q = D;
endmodule

D Q = D;
ECE 232


Verilog tutorial
```





```
Verilog - Blocking Assignment (=)
module DFF-blocking(D, Clock, Q1, Q2);
                                            Q1~reg0
      input D, Clock;
      output Q1, Q2;
      reg Q1, Q2;
                                             ENA
      always @(posedge Clock)
                                              CLR
      begin
// blocking assignment - series
                                            Q2~reg0
execution
             Q1 = D;
             Q2 = Q1;
      end
                                             ENA
                                              CLR
endmodule
                         Verilog tutorial
```

```
Verilog – Non-blocking Assignment (<=)</pre>
module DFF-non-blocking(D, Clock, Q1, Q2);
       input D, Clock;
       output Q1, Q2;
       reg Q1, Q2;
       always @(posedge Clock)
       begin
// non blocking assignment - can be done in
parallel (or any order)
              Q1 \leq D;
              Q2 <= Q1;
                                     Q1~reg0
                                                 Q2~reg0
       end
endmodule
                                                 ENA
                                     ENA
                          Verilog tutorial
 ECE 232
```


### Verilog - D Flip-flop with Reset • D flip-flop with asynchronous reset (asserted negative) module dff\_reset(D, Clock, Resetn, Q); input D, Clock, Resetn; output Q; reg Q; always @(negedge Resetn or posedge Clock) if (!Resetn) Q <= 0;Q~reg0 else $Q \leq D;$ endmodule ENA CLR Resetn ECE 232 Verilog tutorial








```
Sequence Detector: Verilog (Moore FSM)
module seq3_detect_moore(x,clk, y);
// Moore machine for a three-1s sequence detection
   input x, clk;
   output y;
reg [1:0] state;
                                                              0
   parameter S0=2'b00, S1=2'b01, S2=2'b10,
S3=2'b11;
                                                  (S_0/0)
                                                                       S_{1}/0
// Define the sequential block
   always @(posedge clk)
        case (state)
                S0: if (x) state <= S1;
                                                             0
                                                     0
                                                                          1
                               state <= S0;
                        else
                S1: if (x) state <= S2;
                        else
                                state <= S0;
                S2: if (x) state <= S3;
                        else
                                state <= S0;
                S3: if (x) state <= S3;
                        else
                                state <= S0;
        endcase
// Define output during S3
   assign y = (state == S3);
endmodule
 ECE 232
                             Verilog tutorial
```





```
Sequence Detector: Verilog (Mealy FSM)
module seq3_detect_mealy(x,clk, y);
// Mealy machine for a three-1s sequence detection
  input x, clk;
                                                                              0/0
                                                              0/0
  output y;
  reg y;
                                                                  S0
                                                                         1/0
                                                                                    S1
  reg [1:0] pstate, nstate; //present and next states parameter S0=2'b00, S1=2'b01, S2=2'b10, S3=2'b11;
// Next state and output combinational logic
                                                                                       1/0
                                                                              0/0
                                                                0/0
// Use blocking assignments "="
  always @(x or pstate)
     case (pstate)
                                                                                    S2
         S0: if (x) begin nstate = S1; y = 0; end
                                                                            1/0
                   else begin nstate = S0; y = 0; end
         S1: if (x) begin nstate = S2; y = 0; end
                   else begin nstate = S0; y = 0; end
         S2: if (x) begin nstate = S3; y = 0; end
                   else begin nstate = S0; y = 0; end
         S3: if (x) begin nstate = S3; y = 1; end
                   else begin nstate = S0; y = 0; end
// Sequential logic, use nonblocking assignments "<="
         always @(posedge clk)
                   pstate <= nstate;
endmodule
ECE 232
                                  Verilog tutorial
```




# Example 2: Vending Machine FSM - 1


- Specify the Problem
  - · Deliver package of gum after 15 cents deposited
  - · Single coin slot for dimes, nickels
  - No change
  - · Design the FSM using combinational logic and flip flops





#### Vending Machine: Verilog (Moore FSM) module vending\_moore(N, D, clk, reset, open); // Moore FSM for a vending machine input N, D, clk, reset; Synthesizing Moore FSM directly from state diagram output open; reg [1:0] state; parameter S0=2'b00, S5=2'b01, S10=2'b10, S15=2'b11; N & D=0 // Define the sequential block always @(posedge reset or posedge clk) N=1if (reset) state <= S0; S0/0 S5/0 case (state) S0: if (N) state <= S5; N=1else if (D) state <= S10; D=1else state <= S0; state <= S10; else if (D) state <= S15; S15/1 S10/0 else state <= S5; N.D=1S10: if (N) state <= S15; else if (D) state <= S15; N,D=xelse state <= S10; S15: state <= S15; endcase // Define output during S3 assign open = (state == S15); endmodule ECE 232 Verilog tutorial 33





## Summary

- Hardware description languages provide a valuable tool for computer engineers
- Any logic circuit (combinational or sequential) can be represented in HDL
- Circuits created using keywords and syntax
- Possible to use timing information
  - Explicit delay (#) is for simulation purposes only
  - · Circuits with delays are not synthesizable
- Gate and RTL descriptions are possible
- Verilog is widely used in industry

ECE 232 Verilog tutorial 36