& Ilhesian of unlimited fast meniony.

eg: of library:

If we want to read a particular to porc_

collect related books, being it to

desh and start reeding.

having several books on desh - saves hime compared to having only one book s constantly having to go back to shelf to take another.

~ a pgm doesnot access all of 75 wde ar dela at once

Principle of locality - pgm accesses a relatively small poetion of their address space at any instant of time.

Two types: (intime)

(inti

2) spacial locality - if an ilem is referenced, gleins whose addresses are close by will tend to be referenced soon. eg: weays

By taking advanlage of punciple of locality, menoy of a computer is implemented as a men hierarchy. a elenchire that uses multiple levels of memories., as distance from con muchases, size 3 acces time both increases (large, slowers (small, faster) les expersive) Tun Cashe main seconday meney ! size - wiceases Cost - de creases (access. distance - niceases Men hierarchy - multiple levels One focus - only on two levels. Two per level - closer to cp 4

smaller, faster

than lower level. enpurise * Minimum unit of unito that can either be present a not uni 2-liver breaky - Block a line.

* If delà requested by CPU,


appears in some bloch me upper

level - lit. level - lit. not tound - miss. hit ratio - fraction of men (rate) access es found ui upper level (measure of purt of men hierarry) Total hils / Total accenes. miss valéo - frachon of num accesses not found mi upper (en). tême - tême to access a been level of men herarchy wichder time needed to determine whether the access ?'s a hit a min. meer penally - time regd to fetch a block ue to a level of men hierarchy from the lower lowel, wichiding the line to access the block, transmit it from one level to other is west It in the level that experienced the miss. [CPW] =>

Cache - Cevel of men hierarchy 4/200 if a seq I whereto eg: if nain nemony Las 32 blochs and cache is only & blocks. which block in un will go to which block in cache? I one by to each cache [8 blocks] [32 blocks] [here block addis = by to addis) * data to be proused by open has to brought to cache first. of direct arepains various schemes Set associative (2) Direct nepping. Cache addrs = MM bloch addrs % no: of bloch is coop eg: 2%8 = 0 M(2) will nep to addres o vicache

M(2) W/107 " 4 vicache M [12] 127824

M[0], M[8], M[16], M[24] -> cache addres 0 / 8 8 9/8, 16 9/8 24 9/8 = 0) M (1), M [9], M (17] M [25] -> 1 M(2), M(10), M(18), M(26) -> 2 8 blocks in cache M(35) M(7), M[15], M(23), M[31) -> 7. In this eg 4 men references go to one entry in ceche oo how do we know whether a requested word is in cache a not? - tag belo. - addes wife regd to identify whether a word in the cache correspond to requested word. -) upper partian of adds not used for windex. eg: far a 32 bloch main men & 8 bloch 5bits grolex - for cache (& blocks) fal addes M[1] - 00/001 M(0) - 00000 M(9) - 01001M(17) - 10001M [9] m(8) - 00000 M [16] - 10 000 M(25) _ 11/001 M(24) - 11 000 diff same -0 diff same -1 for each for each add s



Cache adders = bloch addrs % no: of (84)
blochs
= 75% 64 = 11

a) cache with 128 blocks is a block size of &B. what block no: does the byte address 2004 map to?

block no: = | byte address | = 250 |

block no: = | byte address | = 250

Ce che eddiss = 250 % 128 = 122

Size of single enly un cache =

1 (vint) + ro: of tag bits +

no: of lits for de(z.

ro: of lits for dela.

tag = rotal new nem addrs
(widex + Bo)

Total ceche six = total no: of blocks & sin of single entry.

Total date sie - total no: of block of date / block.

a) For a cache with 32 hB of dal & with and 8 word blocks, find the no: of blocks in cache?

$$= \frac{32 \times 2^{10} B}{8 \times 4^{10} B} = \frac{2^{15}}{2^{5}} B = \frac{2^{10}}{2^{10}}$$

1 16 8 main nen (8)
a) Assume 32 tot 16 B main men (88)
with a ceine of this wood
4 word bloch size, fund the no: of hits for tag, under and Bo.
no: of hits for tag inder and Bo.
4 word bloch size
$= 4 \times 4 = 16 = 2^{4} / 198 = 2^{31}$
BO = 4
· ·
Cache = 1k blochs = 2 10
i, i
tag = 31 - (10 + 4)
a) Cache with 8h blocks and 2 words block find tag, widex 3 Bo for a 32 bit address
a) How many total bits are required
for a direct mapped cache with
16 kB of dela and 4 1 - 11 12
16 kB of dele and 4 word block assuming 32 lot address.
V tay detal
total bité = no: of
blocks x sin of each enly.
en/z.
2000 0 60 1
no: of blochs = 16 x 2 10
4 ward - 4 x 4 B
index = 10 = 2 blochs

six of each enty = v + tag + datah 4 word blocho = 4 × 4 B = 4 16 B : tag = 32- (10+4) = 26/8 are row = $4 \omega \text{ ards}$ ($1 \omega \text{ ard} = 32 \omega \text{ to}$ $1 + 5 + \text{cl} = 4 \times 32 = 128$ 1 = 1261+ 128+18= 147 # sinof each * flock : total hil = = 147 * 2 Q) same question as 64 with 64 kB of dela 3 8 ward block assuring 30 lit address

Handling cache miss.



cache miss - A request for delo from the cache that cannot be felled because the date is not present cache

sleps taken on an unstrache nies.

- Send the original pc value cache)
 (of the webs not present in cache)
 (pc-4) to memory
- (2) Instruct main men to furform a reed opolin for the requested unto & wait for the men to complete its access. (wait is equivalent to stall).
- Once main men completes the access, write this with to cache pulting dalā from dad men in the date partian of cache entry Whiting the upper 126 of edd's (tag) with the tag field and lurning volid bit on.
 - 3 Restart wistrexec at the 1st step, which will refetch the wist, this time triding it in cache.

9

ton a store mistre we have to write delà both to cache as well as man nem, else If we write only to cache - cache 3 men are said to be inconsistent.

various schemes.

1) weste through & simples t

* repolate both men & cache at the same time.

* disadu: pour performence coz- whiting dete to memorylong time - = 160 CC

D write butfer.

* a queue that stores date while it is waiting to be westen to mem.

& after writing dete to cache que butter, processar continue enecution.

& when write to men 95 complete, write buffer 95 cleared.

* 9f luffer is fall when you reaches a write you must stall until there is an empty pos in baffer. * handles writes by updaling values only to the block in cache.

* modified bloch is weiten to men only when it as replaced.

en on the

* good preformence but complicated to implement compared to weekt through.

I) Set Associative cache

* fixed no: of loc where each block can be placed.

Set of Se

2-way set associative. every set - 2 blocks

formula - bloch 20: % no: of selo

Jset 93 es cache with 16 blochs for a 2-way set associative JSe4 1 Set I 16 blocks - 8 dels. 16 blochs. of main men with 64 blocks. cache adds = block addr 1. no: of set M(O) M [8] % 8 = 0 - will go to set o. M 56 1 of MOD comes test, then M(8) set 0 M(s), no need to replace M(o), it will go to the next seti flot në set o. only if another addis, say M(16) comes again we need to go for replacement. [For replacement - any replacement policy. eg: LRU least recenty wed] Fore-way set associative - \$ sets to eway - 8 blocks /set. fully set associative - all blocks in -> any wer block addres can go to any block we cache.

a resentation.
Ploahing point representation.
eign formet.
IEEF. 754 sigle precision formet.
31 S E F D C Lias = 127
31 1 8
a) -0.75 (1101 001 0 +1) x (19)
in brinary: -0.11
scientific notation: - 0.11x2
normalized scin = -1.1×2
gen représentation for a single precision
es la seriore ?s:
$(-1)^{S} \times (1+F) \times 2$ $(E-(bias) = -1)$
$\therefore E = \frac{126}{127}$
(-1) × (1+.1000000) × 2 126-127
3 [1 0 1 1 1 1 1 0 100000 00000] 23
21 1 8
- single precision linary & representation
a) 25.4
binary: 11001.01106
scient not: 11001.01100x2

gen. sep: for single precision E1) x (1+F) x2 (-1) x (1+ 0.100 1011) x 2 single précision binary xpros. (64 pc/5