

Q) For the foll. circs what changes do you make to the existing SCF datapath ^(and control signals)? Depict with diagram.


1) $s1t$ $\$t1$ $\$s2$ $\$s4$

if $(\$s2 < \$s4)$ $\$t1 = 1$
else $\$t0 = 0$

\therefore check MEB bit of ALUOUT. ^{that} is written to reg file directly (WD port)


but there are already two values RD (DR1) & ALUOUT going to WD of reg file.

one possible change — modify MemToReg to 2 bit signal & include one more i/p




MemToReg	
00	RD(CM) (lw)
10	ALUOUT (R-format)
01	MSB[ALUOUT] slt
11	no op

② blt \$s1 \$s2 L



(assumption: blt control signal set to 1 -)

If bgt \$s1 \$s2 L, invert MSB



③ load increment, which increments the contents of index reg after loading word from memory
 $lw \$rs, L(\$rs)$
 $add \$rs, \$rs, 1$

Two ~~to~~ writes in a single clock.

∴ include one more WA, WD ports and one external write signal

