


Multicycle implementation.

* an instr execution split into multiple steps.

each step — 1 clock cycle



* allows a functional unit to be used & more than once for instr in diff cc.

→ reduces amt of h/w ~~used~~ required. ^(advantage)

Differences from SC2:

- 1) single mem unit used for both instr & data
- 2) single ALU rather than an ALU & a adders
- 3) one or more reg are added after every major funct unit to hold the o/p of that unit until the value is used in the subsequent cc.

* at the end of a cc, data used in subsequent cc must be stored.

↳ ① data used by same instr in a later cc — stored in one ~~addr~~ of the addn. reg

↳ ② data used by subsequent instr in a later cc — stored in either PC, Regfile or Mem.

* in MCT, we assume that the cc can accommodate at most one of the foll options — a mem access, reg file access or an ALU opern.

∴ data produced by any of these three units must be saved into a temp reg for use on a later cc.

Additional reg:—


1) IR & MDR (Mem Data reg)

are added to save o/p of mem for an instr read & data read resp.

2) A & B reg are used to hold reg operand values read from reg file. (CPD1 and PD2)

3) ALUOUT reg to hold value of ALU

Replacing ~~single~~ ^{three} ALU by a single ALU
— single ALU must accommodate all i/p that used to go to three diff ALU.




To handle the address i/p's - two changes to the datapath

- ① an address mux added b4 1st i/p to ALU to choose b/w PC & value read from RD1 (A reg)
- ② mux on 2nd ^{i/p to} ALU is changed from 2way to 4way mux. to accommodate 4 i/p's -
 - a) value read from RD2 (B reg)
 - b) const 4
 - c) SEU (32 bit sign extended)
 - d) sll 2 (32 bit left shifted offset value)

adv of MCD :

- * mem units reduced from two to one
- * eliminates 2 adders
- * regs & mux are fairly small compared to mem unit or adders which yields to substantial reduction in h/w cost.

27



MCU without control signals.

Breaking instr exec into cs.

(79)

1) IF step.

$$IR \leftarrow \text{Mem}[PC]$$

$$PC \leftarrow PC + 4.$$

cs.

$$\text{MemRead} - 1$$

$$IRWrite - 1$$

$$InD - 0$$

$$ALUSrcA - 0$$

$$ALUSrcB - 01$$

$$ALUOp - 00$$

$$PCSource - 00$$

$$PCWrite - 1$$

2) ID.

$$A \leftarrow \text{Reg}[IR[25:21]]$$

$$B \leftarrow \text{Reg}[IR[20:16]]$$

$$ALUOut \leftarrow PC + (\text{sign-extended}(IR[15:0] \ll 2)).$$

$$\text{cs: } ALUSrcA = 0 \quad ALUOp = 00$$

$$ALUSrcB = 11$$

3) Exec, mem addrs comp ~ branch complete

(a) Mem ref.

for bulk
lw & sw.

$$ALUOut \leftarrow A + \text{sign-extended}(IR[15:0])$$

$$ALUSrcA = 1$$

$$ALUSrcB = 10$$

$$ALUOp = 00$$

(b) ALU instr

$$ALUOut = A \text{ op } B$$

$$ALUSrcA = 1$$

$$ALUSrcB = 00$$

$$ALUOp = 10$$

(c) Branch if (A == B) PC ← ALUOut

$$ALUSrcA = 1$$

$$B = 00$$

$$ALUOp = 01$$

$$PCWriteCond = 1$$

$$PCSrc = 01$$

Jump:

$PC \leftarrow \{PC[31:28], (IR[25:0], 2'b00)\}$

PCsource - 10

PCwrite - 1

(4) Mem access a R type completion.

Mem access:

lw: $MDR \leftarrow Mem[ALUout]$

sw: $Mem[ALUout] \leftarrow R$

Memwrite - 1

IncD - 1

MemRead - 1

IncD - 1

Arith:

$Reg[IR[15:11]] \leftarrow ALUout$

Regdst - 1 Regwrite - 1

MemToReg - 0

(5) Mem Read completion step.

lw: $Reg[IR[20:16]] \leftarrow MDR$

MemToReg - 1 Regwrite - 1

Regdst - 0

Learn Reg No: 5:30 Page 329.

Chapter - 4 Performance

Consider a comp A that runs a pgm in 10sec & another comp B that runs the same pgm in 15sec. which comp's perf is better?

Since A completes the same pgm in just 10sec, compared to B which takes 15sec which is more, A's perf is better than B.

∴ we can say

$$\text{Perf} = \frac{1}{\text{Exec time.}}$$

$$\text{Perf}_A = \frac{1}{\text{Exec time}_A} = \frac{1}{10} = 0.1$$


$$\approx \text{Perf}_B = \frac{1}{15} = 0.06$$

How much faster is A than B?

$$\frac{\text{Perf}_A}{\text{Perf}_B} = \frac{\text{Exec}_B}{\text{Exec}_A} = \frac{15}{10} = \underline{\underline{1.5}}$$

$$\therefore \underline{\underline{\text{Perf}_A = 1.5 \text{ times Perf}_B.}}$$

Say a pgrm takes following cc for execution. (52)



we can say total execution time

= total no: of cc \times time taken for each clock cycle

$$C_{pu}^{exec} \text{ time} = \text{No: of cc} \times \text{CC T.}$$

also we have

$$\text{CCR} = \frac{1}{\text{CCT}} \text{ Hz (cycles/sec)}$$

clock cycle rate

i.e no: of cc/s

$$\therefore C_{pu}^{exec} \text{ time} = \frac{\text{No: of cc}}{\text{CCR}}$$

Q) A pgrm runs on comp A in 10s with the CR of 4GHz. We want to design a comp B that will run the same pgrm in 6s. Is it possible to increase the CR causing comp B to require 1.2 times as many cc as comp A?

we have: $C_{pu}^{exec} \text{ time}_A = 10s$

$$\text{CCRA} = 4 \text{ GHz}$$

$$C_{pu}^{exec} \text{ time}_B = 6s$$

$$\text{No: of cc}_B = 1.2 \times \text{no: of cc}_A$$

find CCR_B ? i.e. $\frac{\text{no. of } CC_B}{\text{Exectime}_B}$ find (53) we have

$$\text{Ex time} = \frac{\text{no. of CC}}{CCR}$$

$$\begin{aligned}\therefore \text{no. of } CC_A &= \text{Ex time}_A \times CCR \\ &= 10 \text{ sec} \times 4 \text{ GHz (cycles/sec)} \\ &= 10 \times 4 \times 10^9 \text{ cycles} \\ &= 4 \times 10^{10} \text{ cycles}\end{aligned}$$

$$\begin{aligned}\therefore \text{no. of } CC_B &= 1.2 \times 4 \times 10^{10} \text{ cycles} \\ &= 4.8 \times 10^{10} \text{ cycles.}\end{aligned}$$

$$\begin{aligned}K &= 10^3 \\ M &= 10^6 \\ G &= 10^9 \\ P &= 10^{12} \\ T &= 10^{15}\end{aligned}$$

$$\begin{aligned}\therefore CCR_B &= \frac{\text{no. of } CC_B}{\text{Exectime}_B} \\ &= \frac{4.8 \times 10^{10}}{6} = 8 \text{ GHz}\end{aligned}$$

$$8 \text{ GHz} > 4 \text{ GHz}$$

\therefore it is possible to increase the CR of B.

Q) A prog runs in 10s in comp X with a CR of 2GHz. If you have to design a new comp Y to run the same prog in 6sec, what is the CR required for Y, given Y requires 10% more CC than X to execute the prog.

given:

$$\text{Ex time}_X = 10 \text{ s}$$

$$\text{Ex time}_Y = 6 \text{ sec}$$

$$CCR_X = 2 \text{ GHz}$$

$$\text{no. of CC of } Y = CC_X + 10\% \text{ of } CC_X$$

$$\text{find: } CCR_Y = \frac{\text{no. of } CC_Y}{\text{Ex time}_Y} \text{ find } CC_X \text{ we have}$$

$$\text{No. of CC} = \text{CC}_x + 10\% \text{ CC}_x$$

(54)


~~Ext time~~

$$\begin{aligned} \text{CC}_x &= \frac{\text{CPU ext time}_x}{\cancel{\text{CC}_x}} \times \text{CR}_x \\ &= 10 \times 2 \times 10^9 \\ &= 2 \times 10^{10} \text{ CC} \end{aligned}$$

$$\begin{aligned} \therefore \text{CC}_y &= 2 \times 10^{10} + \frac{10}{100} \times 2 \times 10^{10} \\ &= 2 \times 10^{10} + 2 \times 10^9 \\ &= 20 \times 10^9 + 2 \times 10^9 \\ &= 22 \times 10^9 \text{ CC} \end{aligned}$$

$$\therefore \text{CR}_y = \frac{22 \times 10^9}{6} = \underline{\underline{3.67 \text{ GHz}}}$$

Total no: of CC for a pgm can be made more specific by finding no: of CC per instr



$$\begin{aligned} \text{Total no: of CC} &= \frac{\text{Total no: of instr}}{\text{no: of instr}} \times \text{avg CC per instr} \\ &= 3 \times \frac{(2+1+3)}{3} = 3 \times \frac{6}{3} = \underline{\underline{6}} \end{aligned}$$

\therefore we can write $\text{No: of CC} = \text{IC} \times \text{CPI}$

instr count avg CC / instr

$$\boxed{\text{Ext time} = \text{IC} \times \text{CPI} \times \text{CIT}}$$

Q) A comp A has a CCT of 250 psec (55) and CPI of 2 for a particular pgm. For the same pgm, ^{comp} B has CCT of 500ps and CPI of 1.2. which comp is faster and by how much?

$$\frac{\text{Perf}_A}{\text{Perf}_B} = \frac{\text{Extime}_B}{\text{Extime}_A} = \frac{IC_B \times CPI_B \times CCT_B}{IC_A \times CPI_A \times CCT_A}$$

since its same pgm $IC_A = IC_B$

$$\therefore \frac{\text{Perf}_A}{\text{Perf}_B} = \frac{1.2 \times 500}{2 \times 250} = 1.2$$

$\text{Perf}_A = 1.2 \text{ times Perf}_B$

$\therefore A$ is 1.2 times faster than B .

Q) Consider three processors P_1, P_2, P_3 executing same pgm with CLK of 2, 1.5, 3 GHz resp. & CPI of 1.5, 1, 2.5 resp.

a) which proc. has highest perf?

b) If each proc executes for 10s find the no. of CC in each.

~~c) we are trying to reduce ex-time of a/c~~

Ans:

$$a) \text{Perf}_{P_1} = \frac{1}{\text{Extime}_{P_1}} = \frac{CLK_{P_1}}{IC_{P_1} \times CPI_{P_1}} = \frac{2}{1.5} = 1.3$$

Since its a comparison, we can ignore IC (for same pgm)

$$\therefore IC_{P_1} = IC_{P_2} = IC_{P_3}$$

2

$$P_2 = \frac{1.5}{1} = 1.5$$

$$P_3 = \frac{3}{2.5} = 1.2$$

$\therefore P_2$'s perf is highest.

(b)

no: of CC = ?

$$Ex\ time = \frac{\text{no: of CC} \times \cancel{IC}}{CCR}$$

$$\therefore \text{no: of CC} = \frac{Ex\ time \times CCR}{IC}$$

$$\text{no: of CC } P_1 = \frac{10 \times 2}{1} = \underline{\underline{20}}$$

$$P_2 = 10 \times 1.5 = \underline{\underline{15}}$$

$$P_3 = 10 \times 3 = \underline{\underline{30}}$$

Q) We are trying to reduce extime of a s/m by 30% which causes the CPI to increase by 20%. what CR should we have to achieve this if the existing CCR is 2 GHz.

$$Ex' = Ex - \frac{30}{100} Ex = 0.7 Ex$$

$$CPI' = CPI + \frac{20}{100} CPI = 1.2 CPI$$

$$CCR \approx Ex = \frac{IC \times CPI}{CCR}$$

$$\therefore CCR = \frac{IC \times CPI}{Ex}$$

$$CCR' = \frac{IC' \times CPI'}{Ex'} = \frac{IC \times 1.2 CPI}{0.7 Ex}$$

we have

$$E_x' = 0.7 E_x$$

$$\text{ge } \frac{DC' \times CPI'}{CCR'} = \frac{0.7 \times DC \times CPI}{CCR}$$

$$\frac{1.2 \times CPI}{CCR'} = \frac{0.7 \times CPI}{CCR}$$


$$CCR' = \frac{1.2}{0.7} \times CCR (2 \text{ GHz})$$

$$= 1.7 \times 2 = \underline{\underline{3.4 \text{ GHz}}}$$

In the previous eqn of CC

$$CC = CPI \times DC$$

If there are diff classes of Instr
each with diff CPI



the count of each class of Instr will be diff.

$$\text{Total no. of CPI CC} = \sum_{i=1}^n (CPI_i \times I(i))$$

where $I(i)$ = count of no. of instr of class i

CPI_i = avg no. of cc / instr for that Instr class

n = no. of instr classes.

Q) A compiler designer is trying to decide b/w 2 code sequences for a particular comp. ^{Given} Instr. class

	A	B	C
CPI	1	2	3

Consider the foll code sequence

	Instr count for each class		
	A	B	C
1	2	1	2
2	4	1	1

which code sequence executes the most instr; which will be faster?
what is the CPI of each sequence.

seq 1 executes $2 + 1 + 2 = 5$
seq 2 $4 + 1 + 1 = 6$

\therefore seq 1 has less instr.

$$CC_1 = \sum_{i=1}^n CPI_i \times DCI_i$$

$$= 2 \times 1 + 1 \times 2 + 2 \times 3$$

$$= 10$$

$$CC_2 = 4 \times 1 + 1 \times 2 + 1 \times 3$$

$$= 9$$

seq 2 requires less CC, \therefore 2 is faster.

To find CPI of each sequence.

we have

$$\text{total no: of CC}_1 = \text{CPI}_1 \times \text{IC}_1$$

$$\therefore \text{CPI}_1 = \frac{\text{total CC}_1}{\text{IC}_1}$$

$$= \frac{10}{5} = \underline{\underline{2}}$$

$$\approx \text{CPI}_2 = \frac{\text{total CC}_2}{\text{IC}_2} = \frac{9}{6} = \underline{\underline{1.5}}$$

Q) Consider two s/m that are executing the same appln, the IC for various classes of instr & CPI are given as follows.

CPI for each class

	lw/sw	ALU	branch
1	1.2	0.9	0.8
2	1.5	0.7	0.9

IC for each instr class

	lw/sw	ALU	branch
1	20	15	15
2	18	20	12

which of the two s/m are faster assuming both run at same CR. What happens if s1 runs at 2 GHz & s/m 2 at 2.2 GHz?

$$\text{No: of CC}_1 = 20 \times 1.2 + 15 \times 0.9 + 15 \times 0.8 = 49.5$$

$$\text{CC}_2 = 18 \times 1.5 + 20 \times 0.7 + 12 \times 0.9 = 51.8$$

s/m 1 is faster. since both run at same CR

s/m with CR 2 GHz

60

$$\begin{aligned}\text{Exectime}_1 &= \frac{\text{No: of CC1}}{\text{CR1}} \\ &= \frac{49.5}{2 \times 10^9} \\ &= \underline{\underline{25 \times 10^{-9} \text{ s}}}\end{aligned}$$

$$\begin{aligned}\text{Exetime}_2 &= \frac{\text{No: of CC2}}{\text{CR2}} \\ &= \frac{52}{2.2 \times 10^9} \quad \underline{\underline{23.6 \times 10^{-9} \text{ s}}}\end{aligned}$$

s/m is faster with diff CR.

Q) s/m 1

IC/ans	CPI	freq
A	2	40%
B	3	25%
C	3	25%
D	5	10%

s/m 2

A	2	40%
B	2	25%
C	3	25%
D	4	10%

s/m 1 has a CR of 500 MHz. Is it possible to improve the perf of s/m with a CR of 600 MHz?

Compute CPI for each m/c.
Which s/m is faster?

$$CPI = \frac{\text{no. of CC}}{D_c}$$

$$= \frac{\sum I C_i \times CPI_i}{D_c}$$

$$= \sum \frac{I C_i}{D_c} \times CPI_i$$

$$\frac{\sum I C_i}{D_c} = \text{freq of instr class i.}$$

$$\begin{aligned} \therefore CPI_1 &= \frac{40}{100} \times 2 + \frac{25}{100} \times 3 + \frac{25}{100} \times 3 + \frac{10}{100} \times 5 \\ &= .8 + .75 + 0.75 + .5 \\ &= \underline{\underline{2.8}} \end{aligned}$$

$$\begin{aligned} \approx CPI_2 &= \frac{40}{100} \times 2 + \frac{25}{100} \times 2 + \frac{25}{100} \times 3 + \frac{10}{100} \times 4 \\ &= .8 + 0.5 + 0.75 + .4 \end{aligned}$$

a) Assume the operation time for major functional unit are the foll:

Memory - 200ps

ALU - 100ps

RF - 50ps.

Compute the length of each instr class, clock cycle time for a m/c with single clock impl for all instr using critical path. Also compute the execution time for 60 instr.

critical path - path taken by each instr to be executed.

	IM	RR	ALU	DM	RW	Total
R	200	50	100	0	50	400
lw	200	50	100	200	50	600
sw	200	50	100	200	0	550
beq	200	50	100	0	0	350
j	200	0	0	0	0	200

(62)

Max

CCT - 600ps - max

$$\text{Cpu exec time} = IC \times CPI \times CCT$$

$$= 60 \times 1 \times 600$$

$$= \underline{\underline{36000ps.}}$$

Q) Consider an instr mix of 25% load, 10% stores, 11% branch, 2% jump, 52% ALU, Compute the overall CPI if each state in multicycle Cpu req 1 CC?

No. of CC	Instr class	No. of CC
	load	5
	store	4
	branch	3
	jump	3
	ALU instr	4

$$CPI = \frac{\sum CPI_i \times IC_i}{IC}$$

$$= .25 \times 5 + .1 \times 4 + .11 \times 3 + .02 \times 3 + .52 \times 4$$

$$= \underline{\underline{4.12}}$$