DR. B.	ABASAHEB AMBEDKAR TECHNOLOGICAL UNIVERSITY, LONERE –	RAIGAD -40	02 103	
Winter Semester Examination – Dec - 2019				
		\$ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\		
		Marks:60	STORY C	
		Time: 3 H	e: 3 Hrs	
ıstruct	ions to the Students:		3000 1000	
	Each question carries 12 marks.		7306 7306	
	. Attempt any five questions of the following.		15.VA	
	. Illustrate your answers with neat sketches, diagram etc., wherever necessary.			
	. If some part or parameter is noticed to be missing, you may appropriately assume clearly.	n and should	menuc	
Q.1	Solve any following questions.	12 12 12 12 12 12 12 12 12 12 12 12 12 1		
(A)	What, in general terms, is the distinction between computer organization an architecture?	d computer	06	
(B)	Explain the computer: the top level structure with structural component with diagram.	neat sketch	06	
Q. 2	Attempt the following questions.			
(A)	Enlist and explain any two addressing modes. Given the following memory value address machine with an accumulator, what values do the following instructions laccumulator? • Word 20 contains 40.		06	
	7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7			
	Word 30 contains 50.Word 40 contains 60			
	Word 50 contains 70.			
	a. LOAD IMMEDIATE 20 b. LOAD DIRECT 20 c. LOAD INDIRECT 20 d. LOAD IMMEDIATE 30			
(B)				
Is s	Convert the following instruction into Accumulator based CPU, Register based C Instruction:(A*B)-(R+Z)/T	CPU.	03	
II.	Is RISC better than CISC? Illustrate your answer with example of processor.		03	
Q.3	Attempt the following questions.			
(A)	Given $x = 1011$ and $y = 1001$ in twos complement notation (i.e., $x = -5$, $y = -7$), compute the product $p = x * y$ with Booth's algorithm flowchart.	draw and	06	
(B)	Show how the following floating-point additions are performed (where significant	nts are	06	

	truncated to 4 decimal digits). Show the results in normalized form. a. $5.566 \times 10^2 \times 7.777 \times 10^3$	32.47
	b. $3.344 \times 10^1 + 8.877 \times 10^{-2}$	
	c. $6.21 \times 10^5 \div 8.877 \times 10^1$	887
Q.4	Attempt the following questions.	
(A)	What are the differences among direct mapping, associative mapping, and set-associative mapping? A set-associative cache consists of 64 lines, or slots, divided into four-line sets. Main memory contains 4K blocks of 128 words each. Show the format of main memory addresses.	
(B)	Elaborate the concept of SRAM and DRAM memory with typical memory cell structure.	06
Q.5	Attempt the following questions.	
(A)	What is the overall function of a processor's control unit? A stack is implemented show the sequence of micro-operations for a popping	06
	b. pushing the stack PUSH 10 PUSH 70 PUSH 8 ADD PUSH 20 SUB MUL	
(B)	What is the difference between a hardwired implementation and a microprogrammed implementation of a control unit?	06
Q.6	Attempt any two questions.	
(A)	In virtually all systems that include DMA modules, DMA access to main memory is given priority than CPU access to main memory. Why?	
(B)	What is the meaning of each of the four states in the MESI protocol? Can you foresee any problem with the write-once cache approach on bus-based multiprocessors? If so, suggest a solution.	
(c)	How does instruction pipelining enhance system performance? Elaborate your answer using RISC instruction stages.	06