

Zatin Gupta

(42)

INSTRUCTION → Types:

- (1) Data Transfer Instructions
- (2) Data Manipulation Instructions.
- (3) Program Control Instructions.

(1) Data Transfer Instructions:

- Get more data from one place to another w/o changing data.

Common data transfer - Between -

- (1) Memory & processor registers. ✓
- (2) Processor registers & I/O ✓
- (3) Between processor registers. ✓

Ex:

Name	Mnemonic	Description
Load	LD	Transfer from memory to processor register
Store	ST	Transfer from processor register to memory
Move	MOV	Transfer from one register to another
Exchange	XCHT	Swap info b/w two registers or a register & memory word.
Input	IN	Transfer data among registers & I/O terminals.
Output	OUT	
Push	PUSH	Transfer data b/w processor register & stack
Pop	POP	

<https://www.youtube.com/playlist?list=PLqisrLSFbMDKZRViIED3mwBVH15c4LG-L>

(2) Data Manipulation Instructions:

- Perform operations on data & can be of 3 types as -

- (1) Arithmetic Instructions
- (2) Logical & Bit manipulation instructions
- (3) Shift Instructions.

(1) Arithmetic Instructions:

Name	Mnemonic	Name	Mnemonic
Increment	INC	Negate (2's comp)	NEG
Decrement	DEC		
Add	ADD		
Subtract	SUB		
Multiply	MUL		
Divide	DIV		
Add with carry	ADDC		
Subtract with borrow	SUBB		

<https://www.youtube.com/playlist?list=PLqisrLSFbMDKZRViIED3mwBVH15c4LG-L>

PREPARED BY: MR. PIYUSH GUPTA, MR. ZATIN GUPTA

* ADD operation for different data type -

ADD I Add two binary integer numbers

ADD F Add two floating point numbers

ADD D Add two decimal numbers in BCD

(2) Logical & bit Manipulation Instruction:

<u>Name</u>	<u>Mnemonic</u>
Clear	CLR
Complement	COM
AND	AND - $x \cdot 0 = 0$, $x \cdot 1 = x$
OR	OR $x + 0 = x$, $x + 1 = 1$
Exclusive OR	XOR $x \oplus 1 = x^1$, $x \oplus 0 = x$
clear carry	CLRC
Set carry	SETC
Complement carry	COMC
Enable Interrupt	EI
Disable Interrupt	DI

<https://www.youtube.com/playlist?list=PLqisrLSFbMDKZRViIED3mwBVH15c4LG-L>

(3) Shift Instructions:

<u>Name</u>	<u>Mnemonic</u>
Logical shift right	SHR
Logical shift left	SHL
Arithmetic shift right	SHRA
Arithmetic shift left	SHLA
Rotate right	ROR
Rotate left	ROL
Rotate right through carry	RORC
Rotate left through carry	ROLC

PREPARED BY: MR. PIYUSH GUPTA, MR. ZATIN GUPTA

<https://www.youtube.com/playlist?list=PLqisrLSFbMDKZRViIED3mwBVH15c4LG-L>


(43)
B; Program Control Instruction:

Name	Mnemonic
Branch	BR
JUMP	JMP
Skip	SKP
Call	CALL
Return	RET
Compare (By subtraction)	CMP
Test (By ANDing)	TST

Conditional Branch Instructions -

Mnemonic	Branch Condition	Tested condition
BZ	Branch if zero	$Z=1$
BNZ	if SF not zero	$Z=0$
BC	if CF carry	$C=1$
BNC	if SF no carry	$C=0$
BS		
BM	if SF minus	$S=1$
BV	if SF overflow	$V=1$
BNV	if SF no overflow	$V=0$

PREPARED BY: MR. PIYUSH GUPTA, MR. ZATIN GUPTA



Mannualy system explain -

- Internal construction of CPU.
- Processor registers available.
- Logical Capabilities of processor registers.
- HW implemented instructions.
- Binary code format
- Precise definition of each instruction.

* It is a function of control unit to interpret each instruction code & provide necessary control functions needed to process the instruction.

Format: It is collection of bits of instruction as they appear in memory words or in control register.

* Bits of instruction are divided into groups called - fields.

Common fields in instruction formats are -

- (A) Operation code : Specifies operation to be performed.
<https://www.youtube.com/playlist?list=PLqisrLSFbMDKZRViIED3mwBVH15c4LG-L>
- (B) Address field : designates memory address or processor register.
- (C) Mode field : specifies way the Operands or effective address is determined.

Register Address :-

- Operands residing in processor registers - Specified with Register Address.
- Operands residing in memory - Specified with Memory Address.

* Register Address is a binary number of K bits that defines one of 2^K registers in CPU.

* No. of address fields in the instruction format of a computer depends on internal organization of its registers.

* Three types of CPU organizations :-

- (1) Single accumulator organization
- (2) General register Organization
- (3) Stack organization.

PREPARED BY: MR. PIYUSH GUPTA, MR. ZATIN GUPTA

(4c)

Ex of single accumulator register:-

→ Instruction format in this type of computer has one address field.

Ex: ADD X

X: Address of operand.

It means $AC \leftarrow AC + M[X]$.

AC: Accumulator.

$M[X]$: Memory word located at address X.

Exs of general register type organization:-

1. ADD R1, R2, R3

It means $R1 \leftarrow R2 + R3$.

→ It has 3 Register Address field.

2. ADD R1, R2

It means $R1 \leftarrow R1 + R2$

→ It has 2 Register Address field.

3. MOV R1, R2 It means $R1 \leftarrow R2$ (or $R2 \leftarrow R1$) depending on particular computer.

→ It need 2 Address field.

4. ADD R1, X It means $R1 \leftarrow R1 + M[X]$

→ Two Address fields one for Register R1 & other for memory address X.

Exs of Stack organization -

1. PUSH X , This will push word at address X to the top of stack:

2. ADD , contains no address field., This pop two top numbers from stack, adding the numbers & push the sum into stack .

PREPARED BY: MR. PIYUSH GUPTA, MR. ZATIN GUPTA

PREPARED BY: MR. PIYUSH GUPTA, MR. ZATIN GUPTA

Types of Instruction format :- Ex: $x = (A+B) * (C+D)$.

(1) Three - Address Instruction:-

It can use each address field to specify either processor register or memory operand.

Register Transfer operation -

ADD R1, A, B	, R1 $\leftarrow M[A] + M[B]$
ADD R2, C, D	, R2 $\leftarrow M[C] + M[D]$
MUL X, R1, R2	, M[X] $\leftarrow R1 * R2$

R1, R2 : Processor Registers
 $M[A]$: Operand at memory address A

Adv: It results in short programs when evaluating arithmetic expressions.

Dis Adv: Binary coded instructions require too many bits to specify three addresses.

(2) Two Address Instruction:-

<https://www.youtube.com/playlist?list=PLqisrLSFbMDKZRViIED3mwBVH15c4LG-L>
Most common in commercial computers.

Program -

MOV R1, A	, R1 $\leftarrow M[A]$
ADD R1, B	, R1 $\leftarrow R1 + M[B]$
MOV R2, C	, R2 $\leftarrow M[C]$
ADD R2, D	, R2 $\leftarrow R2 + M[D]$
MUL R1, R2	, R1 $\leftarrow R1 * R2$
MOV X, R1	, M[X] $\leftarrow R1$

(3) One Address Instruction:-

- It uses an implied accumulator (AC).

Program -

LOAD A	AC $\leftarrow M[A]$
ADD B	AC $\leftarrow AC + M[B]$
STORE T	M[T] $\leftarrow AC$
LOAD C	AC $\leftarrow M[C]$
ADD D	AC $\leftarrow AC + M[D]$
MUL T	AC $\leftarrow AC * M[T]$
STORE X	M[X] $\leftarrow AC$

T: Temporary Memory location for storing intermediate result.

* All operations are done b/w AC Register & memory operand.

<https://www.youtube.com/playlist?list=PLqisrLSFbMDKZRViIED3mwBVH15c4LG-L>

(45)

(4) Zero - Address Instruction :-

- Stack organized Computer does not use an address field for instructions ADD & MUL.
- * PUSH & POP instructions need an address field to specify Operands that communicate with stack.

PUSH A TOS $\leftarrow A$

PUSH B TOS $\leftarrow B$

ADD TOS $\leftarrow (A+B)$

PUSH C TOS $\leftarrow C$

PUSH D TOS $\leftarrow D$

ADD TOS $\leftarrow (C+D)$

MUL TOS $\leftarrow (C+D) * (A+B)$

POP X M[X] $\leftarrow TOS$

TOS: Top of Stack.

- It is said "zero-address" bcoz. of the absence of an address field in Computational instructions.

<https://www.youtube.com/playlist?list=PLqisrLSFbMDKZRViIED3mwBVH15c4LG-L>

(5) RISC Instruction :- (Reduced Instruction Set Computer) -

- It is restricted to the use of load & store instructions, when communicating w/ memory & CPU.
- All other instructions are executed within registers of CPU w/o referring to memory.
- Program for RISC type CPU consist LOAD & STORE instructions that have one memory & one register address.
- Computational type instruction have three addresses, with specifying processor registers.

LOAD R1, A R1 $\leftarrow M[A]$

LOAD R2, B R2 $\leftarrow M[B]$

LOAD ~~R3~~, C R3 $\leftarrow M[C]$

LOAD R4, D R4 $\leftarrow M[D]$

ADD R1, R1, R2 R1 $\leftarrow R1 + R2$

ADD R3, R3, R2 R3 $\leftarrow R3 + R2$

MUL R1, R1, R3 R1 $\leftarrow R1 * R3$

STORE X, R1 M[X] $\leftarrow R1$

} Computational type instructions.

<https://www.youtube.com/playlist?list=PLqisrLSFbMDKZRViIED3mwBVH15c4LG-L>

PREPARED BY: MR. PIYUSH GUPTA, MR. ZATIN GUPTA

INSTRUCTION CYCLE

* Program is sequence of instruction.

* Program is executed in the computer by going through a cycle for each instruction.

- Each instruction cycle is subdivided into a sequence of subcycles or phases.

- Instruction cycle consists of following phases-

(1) Fetch an instruction from memory

(2) Decode the instruction.

(3) Read the effective address from memory if instruction has an indirect address

(4) Execute the instruction.

* After completion of step 4, control goes back to step 1 to fetch, decode, & execute next instruction. This process continues indefinitely unless a HALT instruction is encountered.

<https://www.youtube.com/playlist?list=PLqisrLSFbMDKZRViIED3mwBVH15c4LG-L>

Fetch & Decode:-

Initially, PC is loaded with address of first instruction in the program.

T₀: Cleared to zero, providing a decoded timing signal T₀.


- After each clock pulse, SC is incremented by one, so that timing signals go through a sequence T₀, T₁, T₂ & so on.

Microoperations for fetch & Decode:

T₀: AR \leftarrow PC

T₁: IR \leftarrow M[AR], PC \leftarrow PC + 1

T₂: D₀, ..., D₇ \leftarrow Decode IR(12-14), AR \leftarrow IR(0-11), I \leftarrow IR(15)



At time T₀: Address from PC is transferred to AR.

At time T₁: Instruction read from memory is then placed in IR, with clock transition associated with timing signal T₁. & PC is incremented by one for having address of next instruction in program.

At time T₂: Operation code in IR is decoded.

- Indirect bit is transferred to flip flop I.


- Address part of instruction is transferred to AR.

<https://www.youtube.com/playlist?list=PLqisrLSFbMDKZRViIED3mwBVH15c4LG-L>


PREPARED BY: MR. PIYUSH GUPTA, MR. ZATIN GUPTA

* SC is incremented after each clock pulse to produce sequence T₀, T₁ & T₂. 96


Determine type of instruction: During cycle T₃, CU determine instruction.



Flowchart for instruction cycle



Memory Reference instruction



Register Reference instruction



I/O Instruction

PREPARED BY: MR. PIYUSH GUPTA, MR. ZATIN GUPTA

- * Decoder O/P D_7 is equal to 1 if operation code is 111.
- * If $D_7 = 1$, Instruction is either register reference or I/O Type
- * If $D_7 = 0$, Operation code must be one of the other seven value 000 through 110, specifying 'Memory reference instruction'.
- * Control unit inspects the value of first bit of instruction, which is available in flip flop I.
- * If $D_7 = 0 \text{ } \& \text{ } I = 1$, we have memory reference instruction with an indirect address.
- * If it is necessary then to read effective address from memory.
- * Microoperations for indirect address condition can be written as:
<https://www.youtube.com/playlist?list=PLqisrLSFbMDKZRViIED3mwBVH15c4LG-L>
 $AR \leftarrow M[AR]$
- * Three instruction types are subdivided into 4 separate paths -
- * Selected operation is activated with clock transition associated with timing signal T_3 , as -
 - $D_7^1 I T_3$: $AR \leftarrow M[AR]$
 - $D_7^1 I' T_3$: Nothing (B'coz effective address is already in AR).
 - $D_7 I^1 T_3$: Execute a register reference instruction.
 - $D_7 I T_3$: Execute an Input Output instruction.
- * After each clock cycle SC is incremented by 1 & after execution of instruction SC becomes 0.

PREPARED BY: MR. PIYUSH GUPTA, MR. ZATIN GUPTA

Register Reference Instructions

(47)

→ g_7 is recognized by control unit, when $D_7 = 1 \& I = 0$.

* Bits from 0 to 11 i.e. IR(0-11), transferred to AR during time T_2 .

* Control function Microoperations for register reference instructions are listed as -

$D_7 I' T_3 = r$ (common to all register reference instructions)

$IR(i) = B_i$ (bit in IR(0-11) that specifies operating

$r: SC \leftarrow 0$

Clear SC

CLA $r B_{11}: AC \leftarrow 0$

Clear AC

CLE $r B_{10}: E \leftarrow 0$

Clear E

CMA $r B_9: AC \leftarrow \bar{AC}$

Complement AC

<https://www.youtube.com/playlist?list=PLqisI5FbMDKZRViIED3mwBVH15c4LG-L>

CIR $r B_7: AC \leftarrow \text{sh}r AC, AC(15) \leftarrow E, E \leftarrow AC(0)$ Circulate right

CIL $r B_6: AC \leftarrow \text{sh}l AC, AC(0) \leftarrow E, E \leftarrow AC(15)$ Circulate left

INC $r B_5: AC \leftarrow AC + 1$

Increment AC

SPA $r B_4: \text{if } (AC(15) = 0) \text{ then } (PC \leftarrow PC + 1)$

Skip if positive

SNA $r B_3: \text{if } (AC(15) = 1) \text{ then } (PC \leftarrow PC + 1)$

Skip if Negative

SZA $r B_2: \text{if } (AC = 0) \text{ then } (PC \leftarrow PC + 1)$

Skip if AC zero

SZE $r B_1: \text{if } (E = 0) \text{ then } (PC \leftarrow PC + 1)$

Skip if E zero

HLT $r B_0: S \leftarrow 0$ (since start-stop flip-flop) Halt computer


Execution of Register-Reference instruction.

* True instructions are executed with clock transition associated with timing variable T_3 .

* Control funcn for true instructions - $D_7 I' T_3$.

Q4 CLA: Hexadecimal code = 7800
(In table 5.2)

Binary conversion



$$\text{Control funcn : } D_7 I' T_3 B_{11} = 7 B_{11}$$

* Skip instruction: Skipping of instruction is achieved by incrementing PC once again.

* AC is +ve, when sign bit (ACC15) = 0.
It is -ve, when sign bit (ACC15) = 1.

AC is zero (when all flip flops of register are zero).


* <https://www.youtube.com/playlist?list=PLqisrLSFbMDKZRViIED3mwBVH15c4LG-L>
Counter from counting -
start-stop flip flops & start the sequence

* To restore operation of computer, start-stop flip flop must be set.

HARDWIRED & MICROPROGRAMMED CONTROL

- * Techniques for implementation of control unit are divided into two categories -
 - I) Hardwired Implementation
 - II) Microprogrammed Implementation.

Hardwired Implementation: It consists combinational circuit.



<https://www.youtube.com/playlist?list=PLqisrLSFbMDKZRViIED3mwBVH15c4LG-L>

Model of Control unit

Control Bus

- * In case of Flags & control bus signals, each individual bit typically has same meaning.

Instruction Register: Control unit makes use of opcode & will perform different actions. (issue a different combination of control signals) for different instructions.

- * To simplify control unit logic, there should be a unique logic input for each opcode.
- * For this we will use decoder, it takes an encoded input & produces a single O/P.
- * Each of 2^n different input pattern will activate a single O/P

Decoder with four input & Sixteen O/P -

I ₁	I ₂	I ₃	I ₄	O ₁	O ₂	O ₃	O ₄	O ₅	O ₆	O ₇	O ₈	O ₉	O ₁₀	O ₁₁	O ₁₂	O ₁₃	O ₁₄	O ₁₅	O ₁₆
0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0

<https://www.youtube.com/playlist?list=PLqisrLSFbMDKZRViIED3mwBVH15c4LG-L>

PREPARED BY: MR. PIYUSH GUPTA, MR. ZATIN GUPTA

Clock: It issue repetitive sequences of pulses.


- Useful for measuring duration of micro operations.
- Period of clock pulses must be long enough to allow the propagation of signals along data paths through CPU circuitry.

* Control unit emits different control signals at different time units within a single instruction cycle.

So we will use a GC as input to control unit, with different control signal being used for T_0, T_1, \dots & so on.

- At the end of instruction cycle GC is synchronized with T_0 .

Control unit with decoded input -




Control Unit logic +

* H/w implementation means to design internal logic of control unit, that produce O/P control signals as a function of its input signals.

* for each control signal, to derive a boolean expression of that signal as function of inputs.

(49)

Control Signal Example :-



Data paths & control signals (Example).

<https://www.youtube.com/playlist?list=PLqisrLSFbMDKZRViIED3mwBVH15c4LG-L>

Microoperations

Fetch:

- t₁: MAR \leftarrow PC
- t₂: MBR \leftarrow Memory
PC \leftarrow (PC) + 1
- t₃: IR \leftarrow (MBR)

Active control signals.

C₂

C₅, CR

C₄

Indirect:

- t₁: MAR \leftarrow (IR(Addr₁₁))
- t₂: MBR \leftarrow Memory
- t₃: IR(Addr₁₁) \leftarrow (MBR(Addr₁₁))

C₈

C₅, CR

C₄

CR: Read Control Signals to System bus

Interrupt:

- t₁: MBR \leftarrow (PC)
- t₂: MAR \leftarrow Save-addr₁₁
PC \leftarrow Routine-addr₁₁
- t₃: Memory \leftarrow (MBR)

C₁

+ CW: Write Control Signals to System bus.

- Consider control signal C₅ \rightarrow This signal causes data to be read from external data bus into MBR.

* Let us define two new control signals, P & Q, that have following interpretation-


P &	
0 0	Fetch cycle
0 1	Indirect Cycle
1 0	Execute Cycle
1 1	Interrupt cycle

- Boolean expression for C5:

$$C_5 = \overline{P} \cdot \overline{Q} \cdot T_2 + \overline{P} \cdot Q \cdot T_2$$

* Same process is repeated for every control signal generated by CPU. Result would be a set of boolean equations that define behavior of Control unit & hence of CPU.

Microprogrammed Control Unit




- fetch
- indirect
- execute
- interrupt.

Organization of control memory,

(Behavior of control unit)

- microinstruction in each routine are to be executed sequentially.
- Each routine ends with a branch or jump instruction indicating where to go next.

(50)



Control unit Micro Architecture.

Control memory: It stores "set of microinstructions".


Control Address Register: It contains address of next micro instruction.

Control Buffer Register: When microinstruction is read from control memory, it is transferred to control buffer register.

* Reading a microinstruction from control memory is same as executing that microinstruction.
<https://www.youtube.com/playlist?list=PLqisrLSFbMDKZRViIED3mwBVH15c4LG-L>

Sequencing logic: It loads the control address register & issues a read command.

functioning of microprogrammed control unit →



PREPARED BY: MR. PIYUSH GUPTA, MR. ZATIN GUPTA

- * Control Unit has - Inputs - IR, ALU Flags, clock
Outputs - Control Signals.

Control unit functions -

- (1) To execute an instruction, Sequencing logic unit issues a READ command to the control memory.
- (2) The word whose address is specified in control address register is read into control buffer register.
- (3) Content of control buffer register generates control signals & next address information for sequencing logic unit.
- (4) Sequencing logic unit loads a new address into control Address register based on next address information from control buffer register & ALU flags.

During one clock pulse

<https://www.youtube.com/playlist?list=PLqisrLSFbMDKZRViIED3mwBVH15c4LG-L>

- * After completion of each microinstruction, sequencing logic unit loads a new address into control address register.

- * Depending on the value of ALU flags & control buffer register, one of three decisions is made -

- (1) Get the next instruction: - Add 1 to control Address register.
- (2) Jump to new routine based on jump microinstruction - load the address field of control buffer register into control Address register.
- (3) Jump to M/C instruction routine - load the control address register based on opcode in IR.

Upper Decoder - translate opcode of IR to control memory address

Lower Decoder - It is used for vertical microinstructions, It translates code into individual control signals.

<https://www.youtube.com/playlist?list=PLqisrLSFbMDKZRViIED3mwBVH15c4LG-L>

MICROINSTRUCTION SEQUENCING

(51)

Basic Tasks:- performed by microprogrammed control unit -

- (1) Microinstruction Sequencing - Get next microinstruction from Control Memory,
- (2) Microinstruction Execution - Generate control signals needed to execute the microinstruction.

Designing Considerations of microinstruction sequencing technique :-

- Size of microinstruction: Minimizing size of control memory, reduces cost of that component.
 - Address Generation time: To reduce time for execution of microinstructions.
- * During execution of program, Address of next microinstruction to be executed in one of categories -
- (1) Determined by Instruction Register → Occurs only once per instruction cycle (After fetch)
 - (2) Next Sequential Address
 - (3) Branch → Necessary part of program


Sequencing Techniques :-

- * For next microinstruction, Control memory address is generated, by using -
- Current microinstruction
 - Condition flags
 - Contents of instruction register

General categories of techniques :-

- Categories are based on format of address info. in microinstruction -
- (1) Two Address field
 - (2) Single Address field
 - (3) Variable format

(1) Two Address Field



Multiplexer: It serves as a destination for both address fields plus instruction register.


- * Based on address selection input, multiplexer transmits either the opcode or one of the two addresses to Control Address Register (CAR).
- CAR is subsequently decoded to produce next microinstruction address.

Branch logic: It provide address selection signals. Its input consists of control unit flags plus bits from control portion of microinstruction.

Disadv: It requires more bits in microinstruction than other approaches.

(52)

(2) Single Address field →



Branch control logic, Single Address field.

* Options for next address are -

(1) Address field


<https://www.youtube.com/playlist?list=PLqisrLSFbMDKZRViIED3mwBVH15c4LG-L>

(2) Next Sequential Address

* Address selection signals determine which option is selected.

* Address field will often not be used. There is some inefficiency in microinstruction coding scheme.

(3) Variable format :-



<https://www.youtube.com/playlist?list=PLqisrLSFbMDKZRViIED3mwBVH15c4LG-L>

- * One bit designates which format is being used.
 - In one format: Remaining bits are used to activate control signals.
 - In other format: Some bits drive branch logic module & remaining bits provide address.
 - Either a conditional or unconditional branch is specified,
 - Next address is either next sequential address or an address derived from instruction register.
- Disadv: One entire cycle is consumed with each branch microinstruction.

Address Generation:

- X →
- * Techniques for address generation can be divided into two parts -
 - (1) Explicit : Address is explicitly available in microinstruction.
 - (2) Implicit. It requires additional logic to generate the address.

- Explicit - (1) Two field ✓
(2) Unconditional Branch ✓
(3) Conditional Branch. ✓

- Implicit - (1) Mapping ✓
(2) Addition ✓
(3) Residual control

Two field Approach:

- Two alternative addresses are available with each microinstruction.
- Using either a single address field or variable format, various branch instruction can be implemented.

- Conditional branch:
- Conditional branch instruction depends on following types of information -
 - (1) ALU flags ✓
 - (2) Part of opcode or address mode fields of M/C instructions.
 - (3) Parts of selected register such as sign bit
 - (4) Status bit within control unit.


Mapping:

- Operate portion of M/C instruction must be mapped into a microinstruction address. (Occurs only once per instruction cycle).

Adding:

- To add two portions of an address to form complete address.

Ex: IBM 3033 Control Address Register - 13 Bit long



BA(8): These 8 bits do not change from one microinstruction cycle to next.
During execution, these 8 bits are copied directly from 8 bit field of microinstruction into highest order 8 bits of control Address register.

- 9+ define 32 microinstructions in control memory.

Remaining 5 bits: These are set to specify the specific address of microinstruction to be fetched next.

- Each of these bits are determined by 4 bit field (Except one is 7 bit field) in current microinstruction.

Ex: A bit in control address register might be set to 1 or 0 depending on whether a carry occurred in last ALU operation.

Residual Control: It involved use of microinstruction address that has previously been saved in temporary storage with in control unit.

PREPARED BY: MR. PIYUSH GUPTA, MR. ZATIN GUPTA

Techniques for generation of branch address:


- (1) Bit-ORing: In this branch address is determined by ORing particular bit or bits with current address of microinstruction.
Ex: If current address is 170 & branch address is 172 then branch address can be generated by ORing 02 (Bit 1) with current address.

- (2) Using condition variables: In this condition variables are used to modify the contents of Control Address Register directly, thus eliminate whole or in part the need for branch addressing in microinstructions.

Ex: SKIP_ON_CARRY instruction.

- (3) Wide Branch Addressing:

- If no. of branches increases, it becomes more difficult to generate branch address.
- In this, PLA (Programmable logic Array) can be used to generate required branch address.
- This way of generating branch address, called wide branch addressing.



- Opcode of M/C instruction is translated into starting address of corresponding microroutine.
- Opcode bits of IR connect as input to PLA. O/p of PLA is address of desired micro routine.

Microinstruction with next Address field

(Q4)

Branch instruction:-

- It wastes one cycle.
- Many microinstructions having common functions to implement. So to reduce no. of cycles consumed by branch instruction, another strategy is to place next address field with each microinstruction.

field of instruction with next address field:-

- first time when microprogram execution starts, next address is an per Instruction Decoder O/P, which reflects Instruction Register, Condition flags & external inputs during an instruction.
 - Next address field connects it to next microinstruction.
<https://www.youtube.com/playlist?list=PLqisrLSFbMDKZRViIED3mwBVH15c4LG-L>
- It includes an address field on a part of every microinstruction to indicate location of next microinstruction to be fetched


Adv: Separate branch or instructions are virtually eliminated.

- Few limitations in assigning addresses to microinstructions.

DisAdv: Additional Bits for address field. (Around 16).

Microinstruction: An instruction that control data flow & instruction execution sequencing in a processor at a more fundamental level than M/C instruction.

PREPARED BY: MR. PIYUSH GUPTA, MR. ZATIN GUPTA



Microinstruction: It describe set of micro operations occurring at one time & it's known as micro instructions.

Microprogram: Sequence of instructions known as microprogram or firmware.

With the help of each micro operation, control unit is allowed to do is to generate set of control signals.

Control word: Set of bits, in which each bit represents one control line.

- Each micro operation is represented by different patterns of 1s & 0s in control word.
- Every micro instruction has control word & stored in control memory.

Links: <https://www.youtube.com/playlist?list=PLqisrLSFbMDKZRViIED3mwBVH15c4LG-L>

It can be of two types -

3	3	3	2	2	7
F1	F2	F3	CD	BR	AD


F1, F2, F3 : microoperation field

CD: condition for Branching

BR: Branch field

AD: Address field .

(1) Horizontal Micro Instruction: →




Links: <https://www.youtube.com/playlist?list=PLqisrLSFbMDKZRViIED3mwBVH15c4LG-L>

Such microinstruction is interpreted as -

(55)

- (1) To execute this microinstruction, turn on all the control lines indicated by a 1 bit; leave off all control lines indicated by a 0 bit.
- (2) If condition indicated by condition bit is false, execute the next microinstruction in sequence.
- (3) If condition indicated by condition bit is true, next microinstruction to be executed is indicated in address field.

(2) Vertical Microinstruction



1) Description of microinstruction format :-

F1	Microoperation Symbol	F2	Microoperation Symbol
000	None NOP	000	None NOP
001	AC <= ACR ADD	001	AC <= AC - DR SUB
010	AC <= 0 CLR AC	010	AC <= AC VDR OR
011	AC <= ACT1 INC AC	011	AC <= AC AND AND
100	AC <= DR DR to AC (DRTAC)	100	DR <= M[AR] READ
101	AR <= DR(0-10) DR to AR (DRTAR)	101	DR <= AC ACTDR
110	AR <= PC PC to AR (PCTAR)	110	DR <= DR + 1 INC DR
111	M[AR] <= DR WRITE	111	DR(0-10) <= PC PCTOR

F3	Microoperation Symbol
000	NOP
001	AC <= AC ⊕ DR XOR
010	AC <= AC'
011	AC <= SAL AC
100	AC <= SHR AC
101	PC <= PC + 1 INC PC
110	PC <= AR ARTPC
111	Reserved

PREPARED BY: MR. PIYUSH GUPTA, MR. ZATIN GUPTA

CD	Condition	Symbol	Comments
00	Always = 1	U	Unconditional Branch
01	DR(15)	I	Indirect Addressing
10	AC(15)	S	Sign bit to AC
11	AC = 0	Z	Zero value in AC

BR	Symbol	function
00	JMP	CAR \leftarrow AD if condition = 1
01	CALL	CAR \leftarrow CAR + 1 if condition is zero.
10		CAR \leftarrow AD, SBR \leftarrow CAR + 1 if condition = 1
11	RET	CAR \leftarrow CAR + 1 if condition = 0
	MAP	CAR \leftarrow SBR (Return from subroutine)
		CAR(2-5) \leftarrow DR(11-14), CAR(0,1,6) \leftarrow 0

Ex: Sequence of operations in fetch cycle -
 $AR \leftarrow PC$

$DR \leftarrow M[AR]$, $PC \leftarrow PC + 1$

$AR \leftarrow DR(0-10)$, $CAR(2-5) \leftarrow DR(11-14)$, $CAR(0,1,6) \leftarrow 0$

<https://www.youtube.com/playlist?list=PLqisrLSFbMDKZRViIED3mwBVH15c4LG-L>

Syntactic representation for this -

FETCH:	PCTAR	U	JMP	NEXT
	READ, INCPC	U	JMP	NEXT
	DRTAR	U	MAP	

Binary Equivalent translator by assembler -

Binary Address	F1	F2	F3	CD	BR	AD
1000000	110	000	000	00	00	1000001
1000001	000	100	101	00	00	1000010
1000010	101	000	000	00	11	0000000

PREPARED BY: MR. PIYUSH GUPTA, MR. ZATIN GUPTA

<https://www.youtube.com/playlist?list=PLqisrLSFbMDKZRViIED3mwBVH15c4LG-L>

PREFETCHING MICROINSTRUCTIONS



* It is a technique used in microprocessors to speed up the execution of a program by reducing wait states.

* Why do we require prefetching?

Modern microprocessors are much faster than memory, when program is kept. It means, program's instructions can not be read fast enough to keep microprocessor busy. Adding a cache can provide faster access to needed instructions.

* It occurs when a processor requests an instruction from memory before it is actually needed. Once the instruction come back from memory, it is placed in cache. When an instruction is actually needed, instruction can be accessed more quickly from the cache.

<https://www.youtube.com/playlist?list=PLqisrLSFbMDKZRViIED3mwBVH15c4LG-L>

* Microprogrammed control leads to slower operating speed, because of time it takes to fetch microinstructions from Control memory.

* To achieve faster operation, next microinstruction can be prefetched while the current one is being executed.
- Execution time can be overlapped with the fetch time.

Difficulties:-

- (1) Status flag & results of current instruction that is being executed are necessary to determine address of next micro-instruction.
- (2) Straight forward prefetching may fetch a wrong instruction.
- (3) Fetch must be repeated.

PREPARED BY: MR. PIYUSH GUPTA, MR. ZATIN GUPTA

EMULATION:-

- It programmed control offers flexibility to add new instructions to instruction set of processor.
- Add to instruction set of a given computer M₁ an entirely new set of instructions, that is in fact the instruction set of a different computer M₂.
- Program written in H/C language of M₂ can be run on M₁, then we say M₁ emulates M₂.
- Emulation allows transition to new computer system with minimal disruption.

~~<https://www.youtube.com/playlist?list=PLqisrLSFbMDKZRViIED3mwBVH15c4LG-L>~~

PREPARED BY: MR. PIYUSH GUPTA, MR. ZATIN GUPTA

PREPARED BY: MR. PIYUSH GUPTA, MR. ZATIN GUPTA

~~<https://www.youtube.com/playlist?list=PLqisrLSFbMDKZRViIED3mwBVH15c4LG-L>~~

Pipelining

To improve the performance of a CPU we have two options:

- 1) Improve the hardware by introducing faster circuits.
- 2) Arrange the hardware such that more than one operation can be performed at the same time.

Since, there is a limit on the speed of hardware and the cost of faster circuits is quite high, we have to adopt the 2nd option.

Pipelining: Pipelining is a process of arrangement of hardware elements of the CPU such that its overall performance is increased.

Simultaneous execution of more than one instruction takes place in a pipelined processor.

Let us see a real-life example that works on the concept of pipelined operation.

Consider a water bottle packaging plant. Let there be 3 stages that a bottle should pass through, Inserting the bottle(I), Filling water in the bottle(F), and Sealing the bottle(S).

Let us consider these stages as stage 1, stage 2 and stage 3 respectively. Let each stage take 1 minute to complete its operation.

<https://www.youtube.com/playlist?list=PLqisrLSFbMDKZRViIED3mwBVH15c4LG-L>
Now, in a non-pipelined operation, a bottle is first inserted in the plant, after 1 minute it is moved to stage 2 where water is filled.

Now, in stage 1 nothing is happening. Similarly, when the bottle moves to stage 3, both stage 1 and stage 2 are idle.


But in pipelined operation, when the bottle is in stage 2, another bottle can be loaded at stage 1. Similarly, when the bottle is in stage 3, there can be one bottle each in stage 1 and stage 2. So, after each minute, we get a new bottle at the end of stage 3.

Hence, the average time taken to manufacture 1 bottle is:

Without pipelining = $9/3$ minutes = 3m



With pipelining = $5/3$ minutes = 1.67m



Thus, pipelined operation increases the efficiency of a system.

Design of a basic pipeline

In a pipelined processor, a pipeline has two ends, the input end and the output end. Between these ends, there are multiple stages/segments such that output of one stage is connected to input of next stage and each stage performs a specific operation.

Interface registers are used to hold the intermediate output between two stages. These interface registers are also called latch or buffer.

All the stages in the pipeline along with the interface registers are controlled by a common clock.

Execution in a pipelined processor

Execution sequence of instructions in a pipelined processor can be visualized using a space-time diagram.

For example, consider a processor having 4 stages and let there be 2 instructions to be executed.

We can visualize the execution sequence through the following space-time diagrams:

Non overlapped execution: (NON-Pipelined)

STAGE / CYCLE	1	2	3	4	5	6	7	8
S1	I ₁				I ₂			
S2		I ₁			I ₂			
S3			I ₁		I ₂			
S4				I ₁		I ₂		

Total time = 8 Cycle

Overlapped execution: (Pipelined)

STAGE / CYCLE	1	2	3	4	5
S1	I ₁	I ₂			
S2		I ₁	I ₂		
S3			I ₁	I ₂	
S4				I ₁	I ₂

Total time = 5 Cycle

Pipeline Stages: RISC processor has 5 stage instruction pipelines to execute all the instructions in the RISC instruction set. Following are the 5 stages of RISC pipeline with their respective operations:

<https://www.youtube.com/playlist?list=PLqisrLSFbMDKZRVjIED3mwBVH15c4LG-L>
Stage 1 (Instruction Fetch): In this stage the CPU reads instructions from the address in the memory whose value is present in the program counter.

Stage 2 (Instruction Decode): In this stage, instruction is decoded and the register file is accessed to get the values from the registers used in the instruction.

Stage 3 (Instruction Execute): In this stage, ALU operations are performed.

Stage 4 (Memory Access): In this stage, memory operands are read and written from/to the memory that is present in the instruction.

Stage 5 (Write Back): In this stage, computed/fetched value is written back to the register present in the instructions.

Instruction Pipeline: In this a stream of instructions can be executed by overlapping fetch, decode and execute phases of an instruction cycle.

This type of technique is used to increase the throughput of the computer system.

An instruction pipeline reads instruction from the memory while previous instructions are being executed in other segments of the pipeline.


Thus, we can execute multiple instructions simultaneously.

The pipeline will be more efficient if the instruction cycle is divided into segments of equal duration.

In the most general case computer needs to process each instruction in following sequence of steps:

1. Fetch the instruction from memory (FI)
2. Decode the instruction (DA)
3. Calculate the effective address
4. Fetch the operands from memory (FO)
5. Execute the instruction (EX)
6. Store the result in the proper place

The flowchart for instruction pipeline is shown below.



PREPARED BY: MR. PIYUSH GUPTA, MR. ZATIN GUPTA

Let us see an example of instruction pipeline.

Stage	1	2	3	4	5	6	7	8	9	10	11	12	13
Instruction Branch	1	FI	DA	FO	EX								
	2		FI	DA	FO	EX							
	3			FI	DA	FO	EX						
	4				FI	---	---	FI	DA	FO	EX		
	5							FI	DA	FO	EX		
	6								FI	DA	FO	EX	
	7									FI	DA	FO	EX

Here the instruction is fetched on first clock cycle in segment 1.

Now it is decoded in next clock cycle, then operands are fetched and finally the instruction is executed.

We can see that here the fetch and decode phase overlap due to pipelining.

By the time the first instruction is being decoded, next instruction is fetched by the pipeline. In case of third instruction we see that it is a branched instruction.

~~Here when it is being decoded 4th instruction is fetched simultaneously.~~

But as it is a branched instruction it may point to some other instruction when it is decoded.

Thus, fourth instruction is kept on hold until the branched instruction is executed.

When it gets executed then the fourth instruction is copied back and the other phases continue as usual.


Arithmetic Pipeline: An arithmetic pipeline divides an arithmetic problem into various sub problems for execution in various pipeline segments.

It is used for floating point operations, multiplication and various other computations.

The process or flowchart arithmetic pipeline for floating point addition is shown in the diagram.

PREPARED BY: MR. PIYUSH GUPTA, MR. ZATIN GUPTA

Pipeline Organization for Floating point addition and subtraction



Floating point addition using arithmetic pipeline:

The following sub operations are performed in this case:

1. Compare the exponents.
2. Align the mantissas.
3. Add or subtract the mantissas.
4. Normalise the result

First of all, the two exponents are compared and the larger of two exponents is chosen as the result exponent.

The difference in the exponents then decides how many times we must shift the smaller exponent to the right. Then after shifting of exponent, both the mantissas get aligned.

PREPARED BY: MR. PIYUSH GUPTA, MR. ZATIN GUPTA

Finally, the addition of both numbers take place followed by normalisation of the result in the last segment.

Example:

Let us consider two numbers,

$$X=0.3214 \times 10^3 \text{ and } Y=0.4500 \times 10^2$$

Explanation:

First of all, the two exponents are subtracted to give $3-2=1$.

Thus 3 becomes the exponent of result and the smaller exponent is shifted 1 time to the right to give

$$Y=0.0450 \times 10^3$$

Finally, the two numbers are added to produce

$$Z=0.3664 \times 10^3$$

As the result is already normalized the result remains the same.

PREPARED BY: MR. PIYUSH GUPTA, MR. ZATIN GUPTA

<https://www.youtube.com/playlist?list=PLqisrLSFbMDKZRViIED3mwBVH15c4LG-L>