
Combinational Circuits (Part-I)

Nilesh Patidar and Shiraz Husain


Combinational Circuits




Does not contain any memory element/feedback path

Half adder


Half adder is used for addition of 2 bits.



Half adder




Half adder




Logic Circuit of Half adder

 Full adder is used for addition of 3 bits.



			XOR	AND
A	В	С	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



ABO	B'C' (00)	B'C (01)	BC (11)	BC' (10)
A' (0)	0 0	1 1	0 3	1 2
A (1)	1 4	0 5	1 7	0 6
		V	V	

Sum = AB'C' + ABC + A'B'C + A'BC'

= A(B'C'+BC)+A'(B'C+BC')

= A(B⊕C)'+ A'(B⊕C)

= A⊕B⊕C FULL SUBTRACT




A BC	B'C' (00)	B'C (01)	BC (11)	BC' (10)	
A' (0)	0 0	0 1	1 3	0 2	
A (1)	0 4	1	1 7	1 6	
Carry = AC + BC + AB					

Carry = AC + BC + AB

=SUB.




ABC	B'C' (00)	B'C (01)	BC (11)	BC' (10)
A' (0)	0 0	0 1	1 3	0 2
A (1)	0 4	1 5	/1 7	1 6



logic circuit of full adder


Design of Full adder using Half adders

Full adder can be designed by using 2 half adders and 1 OR gate.




Half subtractor

Half subtractor is used for subtraction of 2 bits.




Α	В	Differe nce	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Half subtractor




Half subtractor




Logic Circuit of Half subtractor

■ Full subtractor is used for subtraction of 3 bits. ■




Α	В	С	Differe nce	Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1



Difference = AB'C'+ABC+A'B'C+A'BC'= A(B'C'+BC)+A'(B'C+BC')

= A(B⊕C)'+ A'(B⊕C)

 $= A \oplus B \oplus C$






Q.1 Design the logic circuit of full subtractor by using logic gates from obtained Boolean equations from K-map.

Parallel Adder (4-bit)

Example: $C_4C_3C_2C_1 \leftarrow$ Initial Carry 0010/ $1001 \leftarrow Input A (A_4A_3A_2A_1)$ $+ 1101 \leftarrow Input B (B_4B_3B_2B_1)$ 0 1 1 0 ← Sum $S_4S_3S_2S_1$

COMBINATIONAL

Parallel Adder (n-bit)




It is also known as ripple carry adder




SQUE....

- Serial binary adder is a logic circuit that performs the addition of two binary numbers in serial form. Serial binary adder performs bit by bit addition. Two shift registers are used to store the binary numbers that are to be added.
- A single full adder is used to add one pair of bits at a time along with the carry. The carry output from the full adder is applied to a D flip-flop. After that output is used as carry for next significant bits. The sum bit from the output of the full adder can be transferred into a third shift register.

Serial Adder



BCD stand for binary coded decimal. (Range from 0 to 9)



Maximum value of any BCD numbers is 9. So, maximum sum of two BCD numbers are 18 (without any carry) and 19 (in case of previous carry)

BCD Sum =
$$9 + 9 + 1(carry) = 19$$

Example: Add two BCD numbers.

$$\begin{array}{c}
1\ 0\ 0\ 1 & \longleftarrow 9 \text{ (in BCD)} \\
+0\ 1\ 0\ 1 & \longleftarrow 5 \text{ (in BCD)} \\
\hline
\text{Binary Sum} & 1\ 1\ 1\ 0 & \longleftarrow 14 \text{ (in Decimal)} \\
+0\ 1\ 1 & \longleftarrow \text{add 6 (in case of sum>9)} \\
\hline
\text{BCD Sum } 0\ 0\ 0\ 1\ 0\ 1\ 0\ 0 & \longleftarrow 1\ 4 \text{ (in BCD)}
\end{array}$$

Decimal		Bir	nary S	um				В	CD S	um	
	Č	S3'	S2'	S1'	SO'		С	S3	S2	S1	SO
0	0	0	0	0	0	0		0	0	0	0
1	0	0	0	0	1	0		0	0	0	1
2	0	0	0	1	0	0		0	0	1	0
3	0	0	0	1	1	0		0	0	1	1
4	0	0	1	0	0	0		0	1	0	0
5	0	0	1	0	1	0		0	1	0	1
6	0	0	1	1	0	0		0	1	1	0
7	0	0	1	1	1	0		0	1	1	1
8	0	1	0	0	0	0		1	0	0	0
9	0	1	0	0	1	0		1	0	0	1
10	0	1	0	1	0	1		0	0	0	0
11	0	1	0	1	1	1		0	0	0	1
12	0	1	1	0	0	1		0	0	1	0
13	0	1	1	0	1	1		0	0	1	1
14	0	1	1	1	0	1		0	1	0	0
15	0	1	1	1	1	1		0	1	0	1
16	1	0	0	0	0	1		0	1	1	0
17	1	0	0	0	1	1		0	1	1	1
18	1	0	0	1	0	1		1	0	0	0
19	1	0	0	1	1	1		1	0	0	1


We are adding "0110" (=6) only to the second half of the table.


The conditions are:


- ☐ If C' = 1 (Satisfies 16-19)
- ☐ If S3'.S2' = 1 (Satisfies 12-15)
- ☐ If S3'.S1' = 1 (Satisfies 10 and 11)
- So, our logic is

$$C' + S3'.S2' + S3'.S1' = 1$$
 (used to generate 6)

BCD Adder (Implementation)










S	Y
0	I_0
1	I ₁




Y=S'I0+SI1

S'I0+SI1=Y

0	0	0
	1	
	I	0
1	0	1
1	1	1
0	0	0
0	1	1
1	0	0
1	1	1,
	0	1 1 0 0 0 1


$$Y = S'I_0 + SI_1$$




$s^{I_0I_1}$	l ₀ 'l ₁ ' (00)	l _o 'l ₁ (01)	l ₀ l ₁ (11)	I ₀ I ₁ ' (10)
S' (0)	0 0	0 1	1 3	1 2
S (1)	0 4	1 5	1	0 6

$$Y = S'I_0 + SI_1$$






$$Y = S'I_0 + SI_1$$




S ₁	S ₀	Υ
0 -	0	I ₀
0_	1	I ₁
1	0	I ₂
1	1	l ₃

$$Y = S_1'S_0'I_0 + S_1'S_0I_1 + S_1S_0'I_2 + S_1S_0I_3$$



$$Y = S_1'S_0'I_0 + S_1'S_0I_1 + S_1S_0'I_2 + S_1S_0I_3$$

4x1 MUX using 2x1 MUX



S ₁	S ₀	Υ
0	0	I _o
0	1	I ₁
1	0	l ₂
1	1	l ₃

To implement $2^{n} \times 1$ MUX using 2 × 1 MUX, the total number of 2 × 1 MUX required is (2ⁿ - 1).

∴ The number of 2 × 1 multiplexer required to implement 16 × 1 MUX will be:

Or we can follow the below steps to calculate the same:

$$1^{\mathrm{St}}\,\mathrm{stage}=rac{16}{2}=8$$

$$2^{\text{nd}}$$
 stage $=\frac{8}{2}=4$

$$3^{\text{rd}}$$
 stage $= \frac{4}{2} = 2$

4th stage
$$=\frac{2}{2}=1$$

The sum will give the total number of MUX required to implement 16 $imes$ 1

n = 8 + 4 + 2 + 1 = 15


multiplexer using 2×1 , i.e.

$$+ 1 = 15$$


Given MUX	To be implemente d	Required
2:1	16:1	8 + 4 + 2 + 1 = 15
4:1	16:1	4 + 1 = 5
4:1	64 : 1	18 + 4 + 1 = 21
8:1	64 : 1	8 + 1 = 9
8:1	256 : 1	32 + 4 + 1 = 37

8x1 Multiplexer


8is 1 using 4:1



De-Multiplexer (De-MUX)



1x2 De-Multiplexer




S	D _{in}	Y ₀	Y ₁	
0	0	0	0	
0	1	1	0	
1	0	0	0	
1	1	0	1	

$$Y_0 = S'D_{in}$$


 $Y_1 = SD_{in}$

$$Y_1 = SD_{in}$$

1x2 De-Multiplexer



1x4 De-Multiplexer



S ₁	So	Y ₀	Y ₁ _P	Y ₂	Y ₃	
0	0	Pin	0	0	0	
Ь	1	0		0	0	
1	0	0	0	鱼	0	
1	1	0	0	0	D _{in}	


$$Y_0 = S_1'S_0'D_{in}$$

$$Y_2 = S_1 S_0' D_{in}$$

$$Y_1 = S_1'S_0D_{in}$$

$$Y_3 = S_1 S_0 D_{in}$$

1x4 De-Multiplexer



Multiplexer (as universal logic gate)

- Multiplexer is also act as universal logic gate.
- It means that any of the logic circuit/gate can be implemented with the help of multiplexer.




Implementation using MUX (Method 1)

- Example: Design 2-input OR gate with the help of MUX.
 - □ The Boolean equation for OR gate is-

$$F(A,B) = A+B$$


- □ First choose the size of MUX-
 - No. of select lines (n) = No. of variables in given Boolean function
 - No. of select lines (n) = 2 (A,B)
 - No. of inputs $(2^n) = 4$
 - It requires 4:1 MUX to implement OR gate

Implementation using MUX (Method 1)



Implementation using mux (Method 1)

■ $F(A,B,C) = \sum m(1,3,5,6)$




Implementation using MUX (Method 2)

- Example: Design 2-input OR gate with the help of 2:1 MUX.
 - The Boolean equation for OR gate is-

$$F(A,B) = A+B$$

- First choose the size of MUX-
 - No. of select lines (n) = No. of variables 1
 - No. of select lines (n) = 2 − 1 = 1
 - No. of inputs $(2^n) = 2$
 - It requires 2:1 MUX to implement OR gate

Implementation using MUX (Method 2)



Implementation using mux (Method 2)

$$F(A,B,C) = \sum m(1,3,5,6)$$

Minterm	Α	В	С	F
			0	0
0	0	0	١	U
1	0	0	1	. 1
2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	1
6	1	1	0	1
7	1	1	1	.0

Fig. 3.57 (a) Truth table





Fig. 3.57 (c) Implementation table Fig. 3.57 (b) Multiplexer implementation




Implementation using MUX (Method 2)

Design the following function by using MUX $F(A,B,C) = \Sigma m(0,4,5,7)$

Solution: First choose the size of required MUX-

- No. of select lines (n) = No. of variables 1
- No. of select lines (n) = 3 − 1 = 2
- No. of inputs $(2^n) = 4$
- It requires 4:1 MUX to implement the given function


Implementation using MUX (Method 2)



- Implement the following function using 8:1 Mux
 - \Box F(P,Q,R,S) = \sum m(0,1,3,4,8,9,15)

- Implement the following function using 8:1 Mux
 - \Box F(P,Q,R,S) = \sum m(0,1,3,4,8,9,15)

	Do	D ₁	D ₂	D ₃	D ₄	D ₅	D_6	D ₇
Ā	0	1	2	3	4	5	6	7
A	8	9	10	11	12	13	14	(5)
٠	1	1	0	Ā	Ā	0	0	Α
			(a) I	mplem	entatio	on tab	e	



- Implement the following function using 8:1 Mux


- Implement the following function using 8:1 Mux

	D ₀		D ₂					
Ā	0	1	2	3	4	5	6	7
Α	(8)	9	10	1	12	13	14)	15
	1	0	1	1	Α	Α	1	0


Here, don't cares are treated as 1s

MUX Taking Don't care as 1 we have removed the inverter for Abar

Decoder



2x4 Decoder




Y ₀ =	= EA'B'	$Y_2 =$	EAB'
- ()		• •	


$$Y_1 = EA'B$$
 $Y_3 = EAB$

E	Α	В	Y ₀	Y ₁	Y ₂	Y ₃
0	X	X	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

2x4 Decoder



3x8 Decoder




3x8 Decoder

Truth	
Table	
Table	

E	Α	В	С	Y ₀	Y ₁	Y ₂	Y ₃	Y ₄	Y ₅	Y ₆	Y ₇
0	X	X	X	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	1	0	0	0	0	0	0
1	0	1	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	1	0	0	0	0
1	1	0	0	0	0	0	0	1	0	0	0
1	1	0	1	0	0	0	0	0	1	0	0
1	1	1	0	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	0	0	1

3x8 Decoder



4 to 16 Decoder

In this section, let us implement **4 to 16 decoder using 3 to 8 decoders**. We know that 3 to 8 Decoder has three inputs A_2 , A_1 & A_0 and eight outputs, Y_7 to Y_0 . Whereas, 4 to 16 Decoder has four inputs A_3 , A_2 , A_1 & A_0 and sixteen outputs, Y_{15} to Y_0


We know the following formula for finding the number of lower order decoders required.

$$Required\ number\ of\ lower\ order\ decoders = rac{m_2}{m_1}$$


Substitute, $m_1 = 8$ and $m_2 = 16$ in the above formula.


$$Required\ number\ of\ 3\ to\ 8decoders = rac{16}{8} = 2$$

4:16 Decoder using 3:8 Decoder



Encoder





$$Y_0 = D_1 + D_3$$

 $Y_1 = D_2 + D_3$

D_0	D ₁	D ₂	D_3	Y ₁	Y ₀
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1
X	X	X	X	X	X

K-map for Y₀ of 4x2 Encoder


$\sqrt{D_2D_3}$				
D_0D_1				
	0	1	3	2
	4	5	7	6
	12	13	15	14
	8	9	10	11

$$Y_0 = D_1 + D_3$$


K-map for Y₁ of 4x2 Encoder

D_2D_3				
D_0D_1				
	0	1	3	2
	4	5	7	6
	12	13	15	14
	8	9	10	11

$$Y_1 = D_2 + D_3$$



8x3 Encoder (Octal to Binary)




$$Y_0 = D_1 + D_3 + D_5 + D_7$$

 $Y_1 = D_2 + D_3 + D_6 + D_7$
 $Y_2 = D_4 + D_5 + D_6 + D_7$



D_0	D ₁	D ₂	D_3	D ₄	D ₅	D_6	D ₇	Y ₂	Y ₁	Y ₀
1	0	0	0	0	0	0	0	0	0	0
0	~	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	~	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1
X	X	X	X	X	X	X	X	X	X	X

8x3 Encoder (Octal to Binary)




Decoder (as universal logic gate)

- Decoder is also act as universal logic gate.
- It means that any of the logic circuit/gate can be implemented with the help of Decoder.

Implementation of Half adder using decoder

First, find out the no. of inputs required.



- So, half adder has 2 inputs.
- It means 2x4 decoder is required to design a half adder.

Implementation of Half adder using decoder




Decimal	Α	В	Sum	Carry
0	0	0	0	0
1	0	1	1	0
2	1	0	1	0
3	1	1	0	1

 $Sum = \Sigma m(1,2)$


Carry = Σ m(3)

Implementation of Half adder using decoder



Decoder (as universal logic gate)

- Implement a full adder with the help of decoder.
 - ☐ First, find out the no. of inputs required.



- □ So, full adder has 3 inputs.
- □ It means 3x8 decoder is required to design a full adder.

Implementation of full adder using decoder




Sum = Σ m(1,2,4,7)

Carry = Σ m(3,5,6,7)

Decimal	Α	В	С	Sum	Carry	
0	0	0	0	0	10	
1	0	0	1	77	0	
2	0	1	0	1	0	
3	0	1	1	0	1	
4	1	0	0	1	0	
5	1	0	1	0	1	
6	1	1	0	0	1	
7	1	1	1	1	1/	

Implementation of full adder using decoder



Thank You