
Sequential Circuits (Part-I)

By Nilesh Patidar and Shiraz Husain

Sequential Circuit



Does contain memory element/feedback path



Combinational Circuits

- Outputs depend only on present inputs.
- Feedback path is not present.
- Memory elements are not required.
- Clock signal is not required.
- Easy to design.

Sequential Circuits


- Outputs depend on both present inputs and present state.
- Feedback path is present.
- Memory elements are required.
- Clock signal is required.
- Difficult to design.



- Following are the two types of sequential circuits
 - Asynchronous sequential circuits
 - □ Synchronous sequential circuits
- Asynchronous sequential circuits
 - If the output of a sequential circuit depend on active transition of input, then it is called as Asynchronous sequential circuit.
- Synchronous sequential circuits
 - ☐ If the output of a sequential circuit depend on active transition of clock, then it is called as **synchronous sequential circuit**.



 Clock signal is a periodic signal and its ON time and OFF time need not be the same. We can represent the clock signal as a square wave.






- Following are the two possible types of triggering in Sequential Circuits-
 - Level triggering
 - Positive Level
 - Negative Level
 - Edge triggering
 - Positive Edge
 - Negative Edge

Level triggering

If the sequential circuit is operated with the clock signal when it is in Logic
 High, then that type of triggering is known as Positive level triggering.




If the sequential circuit is operated with the clock signal when it is in Logic Low, then that type of triggering is known as Negative level triggering.






If the sequential circuit is operated with the clock signal that is transitioning from Logic Low to High, then that type of triggering is known as **Positive edge triggering**.



If the sequential circuit is operated with the clock signal that is transitioning from Logic High to Low, then that type of triggering is known as **Negative edge triggering**.






Memory Elements (Latch or Flip-flop)

- There are two types of memory elements based on the type of triggering that is suitable to operate it.
 - Latches
 - □ Flip-flops
- Latches operate with enable signal, which is level sensitive (level triggering).
- Flip-flops operate with clock signal, which is edge sensitive (edge triggering).




- A latch is a device used to hold the digital information.
- The basic latch can be designed using 2 inverters.




Latch means store the information.

SR Latch (NOR)

SR Latch is also called as Set Reset Latch. This latch affects the outputs as long as the enable, E is maintained at '1'




SR Latch (NAND)



D Latch

There is one drawback of SR Latch. That is the next state value can't be predicted when both the inputs S & R are one. So, we can overcome this difficulty by D Latch. It is also called as **Data Latch.**






Flip-Flops

- by cascade two latches in such a way that the first latch is enabled for every positive clock pulse and second latch is enabled for every negative clock pulse. So that the combination of these two latches become a flip-flop.
- There are four types of flip-flops.
 - □ SR Flip-Flop
 - □ D Flip-Flop
 - □ JK Flip-Flop
 - □ T Flip-Flop

SR Flip-flop

 SR flip-flop operates with only positive clock transitions or negative clock transitions.



SR Flip-flop


Characteristic Table

Present State	Next State	Present Input		
\mathbf{Q}_t	\mathbf{Q}_{t+1}	S	R	
0	0	0	X	
0	1	1	0	
1	0	0	1	
1	1	X	0	


	sent out	Present Next State State		Status	
S	R	\mathbf{Q}_t	Q_{t+1}		
0	0	0	0	No Chango	
0	0	1	1	No Change	
0	1	0	0	Reset	
0	1	1	0	Keset	
1	0	0	1	Set	
1	0	1	1	Set	
1	1	0	Χ	Invalid	
1	1	1	Χ	IIIVallu	

Excitation Table

SR Flip-flop








Characteristic Table

Present State	Next State	Present Input
\mathbf{Q}_t	Q_{t+1}	D
0	0	0
0	1	1
1	0	0
1	1	1


Present Input	Present State	Next State	Status
D	\mathbf{Q}_t	\mathbf{Q}_{t+1}	
0	0	0	Doggt
0	1	0	Reset
1	0	1	Cat
1	1	1	Set


Excitation Table








JK flip-flop is the modified version of SR flip-flop..












Characteristic Table

Present State	Next State	Present Input		
\mathbf{Q}_t	\mathbf{Q}_{t+1}	J	K	
0	0	0	X	
0	1	1	X	
1	0	X	1	
1	1	X	0	


	sent out	Present State	Next State	Status	
J	K	\mathbf{Q}_t	Q_{t+1}		
0	0	0	0	No Chango	
0	0	1	1	No Change	
0	1	0	0	Deset	
0	1	1	0	Reset	
1	0	0	1	Cat	
1	0	1	1	Set	
1	1	0	1	Togglo	
1	1	1	0	Toggle	


Excitation Table






We can implement T Flip-flop by joining the inputs JK flip-flop.









Characteristic Table

Present State	Next State	Present Input
\mathbf{Q}_t	\mathbf{Q}_{t+1}	Т
0	0	0
0	1	1
1	0	1
1	1	0


Present Input	Present State	Next State	Status
Т	\mathbf{Q}_t	\mathbf{Q}_{t+1}	
0	0	0	No Chango
0	1	1	No Change
1	0	1	Togglo
1	1	0	Toggle

Excitation Table





By Nilesh Patidar





The excitation table for all flip-flops is shown below.

Present State	Next State	SR	-FF	D-FF	JK	FF.	T-FF
\mathbf{Q}_t	\mathbf{Q}_{t+1}	S	R	D	J	K	Т
0	0	0	X	0	0	X	0
0	1	1	0	1	1	X	1
1	0	0	1	0	X	1	1
1	1	X	0	1	X	0	0




- We can convert one flip-flop into the remaining three flip-flops by including some additional logic. So, there will be total of twelve flipflop conversions.
- Follow these steps for converting one flip-flop to the other.
 - Step1: Consider the characteristic table of desired flip-flop.
 - Step2: Fill the excitation values (*inputs*) of given flip-flop for each combination of present state and next state.
 - Step3: Get the simplified expressions for each excitation input. If necessary, use K-maps for simplifying.
 - □ Step4: Draw the **circuit diagram** of desired flip-flop according to the simplified expressions using given flip-flop and necessary logic gates.

- Step1: Consider the characteristic table of desired flip-flop (D-FF).
- Step2: Fill the excitation values (inputs) of given flip-flop (SR-FF) for each combination of present state and next state.

Present Input	Present State	Next State	Excitation Inputs			Present State	Next State	Excita Inpu	
D	\mathbf{Q}_t	Q_{t+1}	S	R		\mathbf{Q}_t	\mathbf{Q}_{t+1}	S	R
0	0	0	0	X		0	0	0	X
0	1	0	0	1	←—	0	1	1	0
1	0	1	1	0		1	0	0	1
1	1	1	X	0		1	1	X	0


Step3: Get the simplified expressions for each excitation input. If necessary, use K-maps for simplifying.

Present Input	Present State	Excitation Inputs		
D	\mathbf{Q}_t	S	R	
0	0	0	X	
0	1	0	1	
1	0	1	0	
1	1	X	0	




Step3: Get the simplified expressions for each excitation input. If necessary, use K-maps for simplifying.

Present Input	Present State	Excitation Inputs		
D	\mathbf{Q}_t	S	R	
0	0	0	X	
0	1	0	1	
1	0	1	0	
1	1	X	0	



 Step4: Draw the circuit diagram of desired flip-flop according to the simplified expressions using given flip-flop and necessary logic gates.




- Step1: Consider the characteristic table of desired flip-flop (T-FF).
- Step2: Fill the excitation values (inputs) of given flip-flop (D-FF) for each combination of present state and next state.

Present Input	Present State	Next State	Excitation Inputs		Present State	Next State	Excitation Inputs
Т	\mathbf{Q}_t	\mathbf{Q}_{t+1}	D		\mathbf{Q}_t	\mathbf{Q}_{t+1}	D
0	0	0	0		0	0	0
0	1	1	1	←—	0	1	1
1	0	1	1		1	0	0
1	1	0	0		1	1	1


By Nilesh Patida

Step3: Get the simplified expressions for each excitation input. If necessary, use K-maps for simplifying.

Present Input	Present State	Excitation Inputs
Т	\mathbf{Q}_t	D
0	0	0
0	1	1
1	0	1
1	1	0




 Step4: Draw the circuit diagram of desired flip-flop according to the simplified expressions using given flip-flop and necessary logic gates.






- One flip-flop can store one-bit of information.
- In order to store multiple bits of information, we require multiple flip-flops.
- The group of flip-flops, which are used to hold store the binary data is known as register.
- If the register is capable of shifting bits either towards right hand side or towards left hand side is known as shift register.
- There are the four types of shift registers-
 - □ Serial In Serial Out shift register
 - □ Serial In − Parallel Out shift register
 - □ Parallel In Serial Out shift register
 - □ Parallel In Parallel Out shift register












Parallel In - Serial Out (PISO)




Parallel In - Serial Out (PISO)














- Shift register is used as Parallel to serial converter, which converts the parallel data into serial data. It is utilized at the transmitter section after Analog to Digital Converter ADC block.
- Shift register is used as Serial to parallel converter, which converts the serial data into parallel data. It is utilized at the receiver section before Digital to Analog Converter DAC block.
- Shift register along with some additional gates generate the sequence of zeros and ones. Hence, it is used as sequence generator.
- Shift registers are also used as counters.

Ring Counter

■ No. of states in Ring counter = No. of flip-flop used


Init	Clk	Q_0	Q_1	Q_2	Q_3
L	X	1	0	0	0
Н	↑	0	1	0	0
Н	↑	0	0	1	0
Н	↑	0	0	0	1
Н	↑	1	0	0	0



Johnson Ring Counter

■ No. of states in counter = 2*No. of flip-flop used

Clk	Q ₁	Q_2	Q_3	Q_4
Χ	0	0	0	0
\uparrow	1	0	0	0
↑	1	1	0	0
\uparrow	1	1	1	0
↑	1	1	1	1
↑	0	1	1	1
↑	0	0	1	1
↑	0	0	0	1
↑	0	0	0	0






- An 'N' bit binary counter consists of 'N' flip-flops and it can count the numbers up to $2^N 1$ (2^N States)
- If the counter counts from 0 to $2^N 1$, then it is called as binary **up** counter.
- Similarly, if the counter counts down from $2^N 1$ to 0, then it is called as binary **down counter**.
- There are two types of counters based on the flip-flops that are connected in synchronous or not.
 - □ Asynchronous counters
 - Synchronous counters




- Asynchronous counters are those whose output is free from the clock signal.
- The first flip-flop is triggered by the clock signal and others successive flip-flops are driven by output of previous flip flops in asynchronous counters.





- Synchronous counters are sometimes called parallel counters as the clock is fed in parallel to all flip-flops.
- The output of all flip-flops are triggered by a single source of clock.



Synchronous v/s Asynchronous


Synchronous

- All flip flops are triggered with same clock simultaneously.
- It is faster in operation
- It does not produce any decoding errors.
- It is also called Parallel Counter.
- The designing as well implementation are complex due to increasing the number of states.
- It will operate in any desired count sequence
- Examples are: Ring counter, Johnson counter.
- Propagation delay is less.


Asynchronous

- Different flip flops are triggered with different clock, not simultaneously.
- It is slower in operation.
- It produces decoding error.
- It is also called Serial Counter.
- The designing as well as implementation is very easy.
- It will operate only in fixed count sequence (UP/DOWN).
- Examples are: Ripple UP counter, Ripple DOWN counter.
- High propagation delay.


Asynchronous Up Counters (4-bit)




Asynchronous Up Counters (Alternate Configuration)



Asynchronous Down Counters (4-bit)









- The number of flip flops used in a ripple counter is depends on the number of states of counter.
- The number of output states of counter is called "Modulus" or "MOD" of the counter. (ex: Mod 4, Mod 2 etc).
- For example, if we have 2 flip flops, the maximum number of outputs of the counter is 4 i.e. 2². So it is called as "MOD-4 counter" or "Modulus 4 counter".
- The 2-bit ripple counter is called as MOD-4 counter and 3-bit ripple counter is called as MOD-8 counter. So, an n-bit ripple counter is called as modulo-N counter. Where, MOD number $N = 2^n$

Ripple counter with MOD-N ($N \le 2^n$)


To construct any Mod-N counter, following methods can be used-

 Find the number of flip-flops (n) required for the desired MOD number (N) using the equation-

$$2^{n-1} \le N \le 2^n$$

- 2. Connect all n flip-flops as a ripple counter.
- 3. Find the binary number for N.
- 4. Connect all the flip-flop outputs, for which Q = 1 when the count is N as inputs to NAND gate.
- 5. Connect the NAND Gates output to clear input of each flip-flop.





Here N=6 So number flip-flops will be $2^{n-1} \le N \le 2^n$ (so, n=3)


For N=6

Q2 Q1 Q0


1 1 0 (Binary of 6)

So Q1 and Q2 are inputs of NAND Gate because Q1=Q2=1


Synchronous Up Counters (4-bit)




Synchronous Down Counters (4-bit)



Synchronous Up-Down Counters (4-bit)




Synchronous Up-Down Counters (4-bit)



When it is acting as Up counter

Synchronous Up-Down Counters (4-bit)



When it is acting as Down counter



1. Determine the number (n) of FFs needed to support the counting sequence's highest number.

2n -1 ≥ Highest number

- Build a State Transition Diagram. Be sure to include all states.
- 3. Build a State Table & Excitation Table.
- Simplify expressions for all inputs for each F/F on K-Maps.
- Implement the Synchronous Counter/State Machine Circuit.
- 6. Draw the Timing Diagram (If Needed).

Decade Counter (Synchronous)


 Determine the number (n) of FFs needed to support the counting sequence's highest number. (Count from 0 to 9)

$$2^{n} - 1 \ge \text{Highest number}$$
 $2^{n} - 1 \ge 9$
 $2^{n} \ge 10$
So, $n = 4$

 It means, there are 4 FFs are required to design Decade Counter (MOD-10 counter that counts from 0 to 9)

Decade Counter (Synchronous)

Build a State Transition Diagram



Present State

0 0 0 0

0 0 0 1

0 0 1 0

0 0 1 1

0 1 0 0

0 1 0 1

1 0 0 0

1 0 0 1

3

U

State Table & Excitation Table

Next State

0 0 0 1

0 0 1 0

0 0 1 1

0 1 0 0

0 1 0 1

0 1 1 0

1 0 0 0

1 0 0 1

0 0 0 0

\circ r		U	- 110	U	<u>U</u>	<u> </u>		_
er		070	able 1	1	0	1	<u>1</u> _X	<u>_</u>
		1	0	0	1	0	X 1	
n Table		1	1	X	1	1	X 0	
		Exc	itation Inpu	ıts (For Jh	(FF)			
$\overline{J_3}$	K ₃	J ₂	K ₂	J_1	<u>K</u> ₁	J_0	K ₀	
0	X	0	X	0	Х	1	Х	
0	X	0	X	1	X	X	1	
0	X	0	X	Χ	0	1	X	
0	X	1	X	Χ	1	X	1	
0	Χ	Χ	0	0	X	1	Χ	

Χ

0

0

SR-F

PS

Χ

Χ

Χ

0

0

1

Χ

Χ

Χ

Χ

0

0

0

0

Χ

Χ

PS

 Q_t

Χ

0

Χ

Χ

Χ

Χ

1

Χ

Χ

Χ

 Q_{t+1}

JK-FF

$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Q ₁ 'Q ₀ ' (00)	Q ₁ 'Q ₀ (01)	Q ₁ Q ₀ (11)	Q ₁ Q ₀ ' (10)
Q ₃ 'Q ₂ ' (00)	0 0	0 1	0 3	0 2
Q ₃ 'Q ₂ (01)	0 4	O 5	1 7	0 6
Q ₃ Q ₂ (11)	X 12	X 13	X 15	X 14
Q ₃ Q ₂ ' (10)	X 8	X 9	X 11	X 10

$ \begin{bmatrix} K_3 & Q_1 Q_0 \\ Q_3 Q_2 \end{bmatrix} $	Q ₁ 'Q ₀ ' (00)	Q ₁ 'Q ₀ (01)	Q ₁ Q ₀ (11)	Q ₁ Q ₀ ' (10)
Q ₃ 'Q ₂ ' (00)	X ₀	X 1	X 3	X ₂
Q ₃ 'Q ₂ (01)	X 4	X 5	X 7	X 6
Q ₃ Q ₂ (11)	X 12	X 13	X 15	X 14
Q ₃ Q ₂ ' (10)	0 8	1 9	X. 11	X 10

$$J_3 = Q_2 Q_1 Q_0^{\leftarrow}$$

$$K_3 = Q_0$$

J	Q_1Q_0 Q_3Q_2	Q ₁ 'Q ₀ ' (00)	Q ₁ 'Q ₀ (01)	Q ₁ Q ₀ (11)	Q ₁ Q ₀ ' (10)
-	Q ₃ 'Q ₂ ' (00)	0 0	0 1	1 3	0 2
_	Q ₃ 'Q ₂ (01)	X 4	X 5	X 7	X 6
_	Q ₃ Q ₂ (11)	X 12	X 13	X 15	X 14
_	Q ₃ Q ₂ ' (10)	0 8	0 9	X 11	X 10

$ \begin{array}{c c} K_2 & Q_1 Q_0 \\ Q_3 Q_2 \end{array} $	Q ₁ 'Q ₀ ' (00)	Q ₁ 'Q ₀ (01)	Q ₁ Q ₀ (11)	Q ₁ Q ₀ ' (10)
Q ₃ 'Q ₂ ' (00)	X ₀	X ₁	X 3	X 2
Q ₃ 'Q ₂ (01)	0 4	0 5	1 7	0 6
Q ₃ Q ₂ (11)	X 12	X 13	X 15	X 14
Q ₃ Q ₂ ' (10)	X 8	X 9	X ••11	X 10

$$J_2 = Q_1 Q_0$$

$$K_2 = Q_1Q_0$$

$\begin{array}{ccc} J_1 & Q_1Q_0 \\ Q_3Q_2 \end{array}$	Q ₁ 'Q ₀ ' (00)	Q ₁ 'Q ₀ (01)	Q ₁ Q ₀ (11)	Q ₁ Q ₀ ' (10)
Q ₃ 'Q ₂ ' (00)	0 0	1 1	X 3	X ₂
Q ₃ 'Q ₂ (01)	0 4	1 5	X . 7	X 6
Q ₃ Q ₂ (11)	X 12	X 13	X 15	X 14
Q ₃ Q ₂ ' (10)	0 8	0 9	X 11	X 10

$ \begin{bmatrix} Q_1 \\ Q_2 \end{bmatrix} $	Q ₁ 'Q ₀ ' (00)	Q ₁ 'Q ₀ (01)	Q ₁ Q ₀ (11)	Q ₁ Q ₀ ' (10)
Q ₃ 'Q ₂ ' (00)	X ₀	X ₁	1 3	0 2
Q ₃ 'Q ₂ (01)	X 4	X 5	1 7	0 6
Q ₃ Q ₂ (11)	X 12	X 13	X 15	X 14
Q ₃ Q ₂ ' (10)	X 8	X	X. 11	X 10

$$J_1 = Q_3'Q_0$$

$$K_1 = Q_0$$

$J_0 Q_1Q_0$ Q_3Q_2	Q ₁ 'Q ₀ ' (00)	Q ₁ 'Q ₀ (01)	Q ₁ Q ₀ (11)	Q ₁ Q ₀ ' (10)
Q ₃ 'Q ₂ ' (00)	···1 0	X ₁	Χ 3	1 2
Q ₃ 'Q ₂ (01)	1 4	X 5	X 7	1 6
Q ₃ Q ₂ (11)	X 12	X 13	X 15	X 14
Q ₃ Q ₂ ' (10)	. 1 8	X 9	X 11	X 10


$ \begin{array}{c c} K_0 & Q_1 Q_0 \\ Q_3 Q_2 \end{array} $	Q ₁ 'Q ₀ ' (00)	Q ₁ 'Q ₀ (01)	Q ₁ Q ₀ (11)	Q ₁ Q ₀ ' (10)
Q ₃ 'Q ₂ ' (00)	X 0	1 1	1 3	X . 2
Q ₃ 'Q ₂ (01)	X 4	1 5	1 7	X 6
Q ₃ Q ₂ (11)	X 12	X 13	X 15	X 14
Q ₃ Q ₂ ' (10)	. X	1 9	X 11.	X 10

$$J_0 = 1$$

$$K_0 = 1$$

Decade Counter (Synchronous)

Implement the Synchronous Counter/State Machine Circuit.





- Frequency counters
- Digital clock
- Time measurement
- A to D converter
- Frequency divider circuits
- Digital triangular wave generator
- Ramp signal generator

Thank You