

# I<sup>2</sup>C implementation: Accessing the 24LC01 Serial EEPROM

#### **Introduction**

This application note presents programming techniques for reading from and writing to a serial EEPROM using I<sup>2</sup>C data transfer protocol. This implementation uses the Parallax demo board and takes advantage of their *SX demo* software's UART and user interface features to allow simple access to the EEPROM contents.

### Additions to the Parallax SX Demo interface

Three new commands have been added to the SX demo UART interface to access the EEPROM, as follows:

1) Sample: (a) S - sample the analog to digital converter ADC1 and store it in current memory address

(b) **S xx** - put the hex value **xx** into current memory address

2) View: (a) V - display all currently stored values

(b) **V xx** - display the value at hex memory address **xx** 

(c) **V FF** - display all of the EEPROM contents

3) Erase: E - write zeroes to the entire EEPROM

#### How the circuit and program work

Thanks to the basic hardware requirements of the  $I^2C$  protocol, the circuit is very simple, using only two port pins (PortA pins 0 and 1) of the SX to provide serial access to the 24LC01 EEPROM. PortA.0 functions as the serial data clock SCL which provides the timing reference for data transfer to and from the EEPROM, and PortA bit 1 is SDA, the actual data bit stream. As on the demo board, a  $10K^1$  pull-up resistor should be connected from the SDA<sup>2</sup> pin to  $V_{dd}$  since the EEPROM's data port is open-collector.

The two main functions of the program are to read to and write from the EEPROM. Data transfers to and from the 24LC01 are composed of 8 bit data bytes which can be read/written in a random access format (i.e. one byte at a time) or in a sequential<sup>3</sup> format, the latter not being implemented here.

To write to the 24LC01 in random access mode, the SX must initiates the write operation by sending the EEPROM a 'START' signal, followed by a control byte 10100000b (which identifies the 24LC01 as the device to be accessed and signals that the operation to be performed is a write), followed by the address where the byte is to be written to, followed by the data byte to be written, followed by a STOP signal. It should be noted that after each byte of this sequence is sent, the program toggles the I/O status of the SDA line to read an acknowledge signal (that a byte has been received) from the EEPROM. Both the write and read sequences, as implemented here, use *acknowledge polling*. This technique sends a repeating control byte query to the EEPROM until a valid

 $<sup>^{1}</sup>$ A value of 10K is sufficient for the data transfer rate used here. For faster rates, the pull-up may need to be reduced in order to allow successful operation. If speed is not an important issue, the external pull-up may be eliminated entirely by increasing the  $t_{all}$  bus timing delay and using the SX's internal pull-up resistor feature (see SX data sheet for programming details) on the SDA port pin.

<sup>&</sup>lt;sup>2</sup>No pull-up is needed for the SCL line since it is always driven high or low by the SX

<sup>&</sup>lt;sup>3</sup>The maximum number of bytes allowed during a sequential write is 8 for the 24LC01, though sequential reads have no byte count limit.

acknowledge (ACK) signal is received, before sending the address byte and then writing or reading the data byte. This is done because the EEPROM enters into an internal write cycle after each write operation, and cannot be accessed until the preceding write process is complete, which for the 24LC01 is on the order of 10 msec. Thus by using acknowledge polling, subsequent write or read operations are executed as soon as possible after a preceding write.

To read from the 24LC01 in random access mode, the procedure is essentially identical to the write process except that after the initial control byte and address byte have been sent and an ACK received, a new START signal is then sent followed by a read control byte (10100001b). The SDA line is then switched to an input, and data is clocked in from the EEPROM instead of sent out. The procedure is signaled as complete, as during a write, by generating a final STOP signal.

A START signal is generated by toggling the SDA line from high to low (creating a falling edge) while the SCL line is held high. A STOP signal is generated in the same manner except that SDA is toggled from low to high, thus creating a rising edge. An ACK signal is received after 8 control, address or data bits have been sent, and is considered valid if the SDA line is held low during the following (i.e. the 9th) SCL toggle cycle.

During all operations, the timing between changes in the SCL and SDA lines is a crucial factor. In this case, a generic delay time has been selected for all required START, STOP, data I/O, and ACK delays. As given, the program is capable of reading the EEPROM at approximately 200kbps<sup>4</sup> with the SX in turbo mode.

When calling the *I2C\_write* and *I2C\_read* subroutines, the program register bank must be set to the *I2C* bank. For random access mode, the address of the byte to be written/read must be pre-loaded into the *address*<sup>5</sup> program register, and the sequential flag *seq\_flag* must be set to low. For writes, the byte to be written must be also be pre-loaded into the *data* program register, and for reads, the *data* program register will contain the value received from the EEPROM upon completion of the read procedure.

#### **Modifications and further options**

To optimize access speed to the 24LC01, the specific event and signal timings should be taken from the 24LC01 data sheet, and the appropriate reduced delay values inserted into the various bit operation subroutines. The  $Bus\_delay$  subroutine can be accessed to produce a customized delay by loading the W register with the delay value and then calling  $Bus\_delay$ :custom. In turbo mode each custom call will cause the following timing delay: delay [usec] = 1/xtal[MHz] \* (6 + 4 \* (W-1)), where xtal is the oscillator frequency in MHz and W is the value pre-loaded into the W register. For example, a value in W=62 will cause a 5 usec delay at 50 MHz.

Performing sequential writes and reads will also speed up the rate at which the 24LC01 can be accessed, and especially significantly increase the rate at which the 24LC01 can be written (since up to 8 bytes can be written simultaneously, reducing the need for separate internal EEPROM write delays).

To perform a **sequential write**, a specific series of steps must be followed. First the sequential flag *seq\_flag* must be set high. The first byte to be written is then written as usual, but the following bytes (up to 7 more) are written by calling the write routine at the *I2C\_write:sequential* entry point. Take note that *seq\_flag* must be reset to low before the final byte of the group is sent, though the entry point called to write this final byte is still *I2C\_write:sequential*. This generates the required stop bit to initiate the EEPROM write sequence.

To perform a **sequential read**, a similar series of steps must be followed. First the sequential flag *seq\_flag* must be set high. The first byte to be read is read as usual, but the following bytes (up to the length of

<sup>&</sup>lt;sup>4</sup>Since this implementation of the I2C access is coupled with a with a program that uses the SX's internal RTCC interrupt, the actual timing of the EEPROM access will vary per read/write, depending on how often interrupts occur during the read/write sequence.

<sup>5</sup>Take care to set the appropriate register bank, if needed.

the EEPROM<sup>6</sup>) are read by calling the read routine at the *I2C\_read:sequential* entry point. Take note that *seq\_flag* must be reset to low before the final byte of the group is read, though the entry point called to read this final byte is still *I2C\_read:sequential*. This generates the required stop signal to end the sequential read operation.

After any write/read operation, the internal address pointer of the EEPROM is set to the byte following the last byte written or read. To read this next byte without using sequential mode, the program may call the read subroutine at the *I2C\_read:current* entry point. This provides a slight increase in speed over the normal random access point and also eliminates the need to pre-load the *address* register before the call.

<sup>&</sup>lt;sup>6</sup>In practise, the length of sequential reads can be infinite and the address pointer will simply loop around to zero after the end of the EEPROM has been reached. This can be useful for implementing wave tables and similar repeating-loop data.

## **Program Listing**

```
; Device
            device
                          pins28, pages2, banks8, oschs
            device
                          turbo, stackx, optionx
                          'I2C demo'
            id
            reset
                          reset_entry
; Equates
rx_pin
                 ra.2
            =
                  ra.3
tx pin
            =
                  rb.6
led_pin
            =
spkr_pin
                  rb.7
                  rc.0
pwm0_pin
            =
pwm1_pin
            =
                  rc.2
adc0_out_pin =
                  rc.4
adc0_in_pin =
                  rc.5
                  rc.6
adc1_out_pin =
adc1_in_pin =
                  rc.7
; Variables
            orq
                   8
                   1
temp
            ds
byte
            ds
                   1
cmd
            ds
                  1
number_low
           ds
                  1
number_high ds
                  1
hex
            ds
                  1
string
            ds
                   1
EQU
                  0fh
                                             ;program flags register
flags
                   70H
                                             ;I2C bank
            org
I2C
            EQU
                   $
                   1
                                             ;data byte from/for R/W
data
            DS
                                             ;byte address
address
            DS
                                             ;bit count for R/W
count
            DS
                  1
delay
            DS
                  1
                                             ;timing delay for write cycle
byte_count
            DS
                  1
                                             ;number of bytes in R/W
                                             number of byte to view at once
num bytes
            DS
                  1
save_addr
                                             ;backup location for address
            DS
scl
            EQU
                  RA.0
                                             ;I2C clock
                  RA.1
                                             ;I2C data I/O
sda
            EQU
```

```
EQU
                 byte.0
                                            ;bit to receive on I2C
in_bit
                                            ;bit to transmit on I2C
                 byte.7
out_bit
           EQU
           EQU flags.0
seq_flag
                                            ;R/W mode (if sequential=1)
                  flags.1
                                            ;flags hex value after command
got_hex
           EQU
got_ack
           EQU
                  flags.2
                                            ;flags if we got ack signal
                                            ; high while erasing eeprom
erasing
           EQU
                  flags.3
                  10100001b
                                            ;control byte: read E2PROM
control_r
control_w =
                                            ; control byte: write E2PROM
                  10100000b
portsetup_r =
                 00000110b
                                            ;Port A config: read bit
                 00000100b
                                            ;Port A config: write bit
portsetup_w =
eeprom_size =
                 128
                                            ;storage space of EEPROM
t_all
                  31
                                            ;bit cycle delay (62=5 usec)
org
                                            ;bank0 variables
            org
                  10h
timers
                  $
timer low
                  1
           ds
                                            ;timer
timer_high ds
                  1
          ds
                  1
timer_accl
timer_acch
          ds
freq_low
           ds
                  1
                                            ;freq
freq_high
           ds
                  1
                  1
freq accl
           ds
freq_acch
           ds
                 1
                                            ;bank1 variables
                 30h
            org
analog
                  $
port_buff
                                            ;buffer - used by all
           ds
                  1
0mwq
            ds
                  1
                                            ; pwm0
pwm0_acc
            ds
                  1
            ds
                  1
pwm1
                                            ;pwm1
pwm1_acc
            ds
                  1
adc0
            ds
                  1
                                            ;adc0
adc0_count
          ds
                  1
adc0_acc
           ds
                  1
            ds
                  1
adc1
                                            ;adc1
adc1_count
            ds
                  1
adc1_acc
            ds
                  1
            org 50h
                                            ;bank2 variables
```

```
serial
              =
                      $
tx_high
              ds
                      1
                                                      ;tx
                      1
tx_low
              ds
tx_count
              ds
                      1
tx_divide
              ds
                      1
                      1
              ds
rx_count
                                                      ;rx
rx divide
              ds
                      1
rx_byte
              ds
                      1
rx_flag
                      1
              ds
               org
                      0
;
; Interrupt routine - virtual peripherals
interrupt
              bank
                      timers
                                                      ;1
               clc
                                                      ; 1
                                                           ;timer
              add
                      timer_accl,timer_low
                                                ; 2
              addb
                      timer_acch,c
                                                      ; 2
                      timer_acch,timer_high
                                                ; 2
              add
                      led_pin,timer_acch.7
:toggle_LED
              movb
                                                ;4 =11
              clc
                                                      ; 1
                                                           ;freq
              add
                      freq_accl,freq_low
                                                ; 2
              addb
                      freq_acch,c
                                                      ; 2
                                                ; 2
              add
                      freq_acch,freq_high
              movb
                      spkr_pin,freq_acch.7
                                                ;4 =11
              bank
                      analog
                                                      ;1
              clr
                      port_buff
                                                      ;1
              add
                      pwm0_acc,pwm0
                                                      ; 2
                                                           ;pwm0
               snc
                                                      ;1
              setb
                      port_buff.0
                                                      i1 = 4
              add
                      pwm1_acc,pwm1
                                                      ; 2
                                                            ;pwm1
              snc
                                                      ;1
               setb
                      port_buff.2
                                                      ;1 = 4
                                                            ;adc0/adc1
              mov
                      w,>>rc
                                                      ;1
              not
                                                      ;1
                                                            ; complement inputs to
                      W
outputs
              and
                      w, #%01010000
                                                      ;1
                                                      ;1 = 4
                      port_buff,w
              or
                      rc,port_buff
                                                      ;2 =2;update port pins
              mov
              sb
                      port_buff.4
                                                           ;adc0
                                                      ;1
               inc
                      adc0 acc
                                                      ;1
                                                           ; if was high, inc acc
              mov
                      w,adc0_acc
                                                      ;1
                                                           ;get acc into w
                                                      ;1
                                                           ;done?
               inc
                      adc0_count
```

```
snz
                                                      ;1
                                                            ;if so, update adc0
                                                      ;1
               mov
                      adc0,w
               snz
                                                      ;1
                                                            ; if so, reset acc
               clr
                      adc0_acc
                                                      ;1 = 8
                                                      ;1
               sb
                      port_buff.6
                                                            ;adc1
               inc
                      adc1_acc
                                                      ;1
                                                            ; if was high, inc acc
               mov
                      w,adc1_acc
                                                      ;1
                                                            ;get acc into w
               inc
                      adc1 count
                                                      ;1
                                                            ;done?
               snz
                                                      ;1
                                                            ; if so, update adcl
               mov
                      adc1,w
                                                      ; 1
               snz
                                                      ;1
                                                            ;if so, reset acc
                                                      ;1 =8
               clr
                      adc1_acc
               bank
                      serial
                                                      ;1
                                                            ;serial transmit
               clrb
                      tx divide.4
                                                      ;1
               inc
                      tx divide
                                                      ;1
                                                            ; only execute every 16th
time
               mov
                      w,tx_divide
                                                      ; 1
               and
                      w,#$10
                                                      ;1
               SZ
                                                      ; 1
               test
                                                      ;1
                                                            ;busy?
                      tx_count
               clc
                                                      ;1
                                                            ;ready stop bit
               SZ
                                                      ;1
                                                            ; if busy, shift bits
                                                      ; 1
               rr
                      tx_high
                                                      ; 1
               SZ
                      tx_low
                                                      ;1
               rr
                                                      ;1
                                                            ; if busy, dec counter
               SZ
               dec
                      tx_count
                                                      ; 1
               movb
                      tx_pin,/tx_low.6
                                                ;4 = 17
                                                            ;output next bit
                                                      ; 4
                                                            ;serial receive
               movb
                      c,rx_pin
               test
                      rx_count
                                                      ; 1
                                                            ; waiting for stop bit?
               jnz
                      :rxbit
                                                      ;3,2 ;if not, :bit
               mov
                      w,#9
                                                      ;1
                                                            ; in case start, ready 9
bits
                                                      ;1
                                                            ;if start, set rx_count
               sc
               mov
                      rx_count,w
                                                      ; 1
               mov
                      rx_divide, #16+8+1
                                                ; 2
                                                      ready 1.5 bit periods
                                                ;3,2 ;8th time through?
:rxbit
               djnz
                      rx_divide,:rxdone
               setb
                      rx_divide.4
                                                      ;1
                                                            ;yes, ready 1 bit period
               dec
                      rx_count
                                                      ;1
                                                            ;last bit?
               SZ
                                                      ; 1
                                                            ; if not, save bit
                                                      ;1
               rr
                      rx_byte
                                                            ; if so, set flag
               snz
                                                      ;1
               setb
                      rx_flag
                                                      i1 = 20
:rxdone
; * * * * Changed * * * *
                      w, #-167
                                                      ;1
                                                            ;interrupt every 164
               mov
clocks
; * * * * * * * * * * * * * *
               retiw
                                                      ; 3
;
```

```
; Data
_hello
               dw
                      13,10,13,10,'SX Virtual Peripheral Demo'
               DW
                       13,10,0
_cr
               dw
                       13,10,'>',0
_prompt
               dw
                       'Error!',13,10,0
_error
_hex
                       '0123456789ABCDEF'
               dw
; * * * * * Added * * * * *
               DW
                       '',0
_space
               DW
                       13,10, 'Sample=',0
_sample
_view
               DW
                       13,10,'Bytes stored:',0
; * * * * * * * * * * * * * *
; * * * * * * * * * * * * * *
;* Subroutines *
; * * * * * * * * * * * * * *
; Get byte via serial port
get_byte
               jnb
                      rx_flag,$
                      rx_flag
               clrb
               mov
                      byte, rx_byte
                                                       ;followed by send_byte
;
; Send byte via serial port
send_byte
               bank
                      serial
:wait
               test
                       tx count
                                                       ; wait for not busy
               jnz
                       :wait
                                                       ;ready bits
               not
                      tx_high,w
               mov
                      tx_low.7
               setb
                                                       ;1 start + 8 data + 1 stop bit
                      tx_count, #10
               mov
               RETP
                                                       ; leave and fix page bits
;
; Send hex byte (2 digits)
send_hex
                      w,#13
                                                       ;send cr lf
               mov
               call
                      send byte
               mov
                      w,#10
               call
                      send_byte
                                                       ;send first digit
:num_only
                      w,<>number_low
               mov
               call
                       :digit
               mov
                      w, number low
                                                       ; send second digit
:digit
                                                       ;read hex chr
               and
                      w,#$F
```

```
temp,w
              mov
                      w,# hex
              mov
              clc
              add
                      w,temp
              mov
                      m,#0
               iread
              mov
                      m, #$F
                                                     ;send hex chr
               qmj
                      send byte
;
; Send string at w
send_string
                      string, w
                                                     ;send string at w
              mov
:loop
                      w,string
                                                     ;read chr at w
              mov
              mov
                      m,#0
              iread
              mov
                      m, #$F
              test
                                                     ;if 0, exit
                      W
              snz
              RETP
                                                     ; leave and fix page bits
              call
                      send_byte
                                                     ;not 0, send chr
               inc
                      string
                                                     ;next chr
                      :loop
               jmp
;
; Make byte uppercase
uppercase
              csae
                      byte, #'a'
              ret
                      byte, # 'a' - 'A'
              sub
              RETP
                                                     ; leave and fix page bits
;
; Get hex number
              clr
                      number_low
                                                     ;reset number
get_hex
              clr
                      number_high
;*****Added****
                                                     ;reset hex value flag
              CLRB
                      got_hex
; * * * * * * * * * * * * * *
:loop
              call
                                                     ;get digit
                      get_byte
              cje
                      byte,#' ',:loop
                                                     ; ignore spaces
              mov
                      w,<>byte
                                                     ;get <>byte into hex
              mov
                      hex,w
                                                     ;if below '0', done
              cjb
                      byte, #'0', :done
                                                     ;if '0'-'9', got hex digit
               cjbe
                     byte, #'9', :got
```

```
call
                   uppercase
                                                ; make byte uppercase
                                               ;if below 'A', done
             cjb
                   byte, #'A', :done
             cja
                                               ;if above 'F', done
                   byte, #'F', :done
             add
                   hex, #$90
                                                ;'A'-'F', adjust hex digit
                   temp, #4
                                                ;shift digit into number
:qot
             mov
:shift
                   hex
             rl
             rl
                   number low
             rl
                   number_high
             dinz
                   temp,:shift
; * * * * * Added * * * * *
             SETB
                   got_hex
                                                ;flag that we got a value
; * * * * * * * * * * * * * *
                                                ;next digit
             jmp
                    :loop
:cr
             call
                   get_byte
                                                ; wait for cr
:done
             cjne
                   byte, #13,:cr
             RETP
                                                ; leave and fix page bits
;
; These routines write/read data to/from the 24LCxx EEPROM at a rate of approx.
; 200kHz. For faster* reads (up to 400 kHz max), read, write, start amd stop
; bit cycles and time between each bus access must be individually tailored
; using the CALL Bus\_delay:custom entry point with appropriate values in the W
; register - in turbo mode: delay[usec] = 1/xtal[MHz] * (6 + 4 * (W-1)).
; Acknowledge polling is used to reduce delays between successive operations
; where the first of the two is a write operation. In this case, the speed
; is limited by the EEPROM's storage time.
; Note: These subroutines are in the 2nd memory page, so appropriate care
; should be used for accessing them ion regards to setting page select bits.
             ORG
                    200h
;
;***** Subroutine(s) : Write to I2C EEPROM
; These routines write a byte to the 24LCxxB EEPROM. Before calling this
; subroutine, the address and data registers should be loaded accordingly. The
; sequential mode flag should be clear for normal byte writing operation.
; To write in page mode, please see application note.
        Input variable(s) : data, address, seq_flag
        Output variable(s) : none
;
        Variable(s) affected : byte, temp, count, delay
       Flag(s) affected : none
       Timing (turbo): approx. 200 Kbps write rate
                         approx. 10 msec between succesive writes
I2C write
             CALL
                   Set address
                                                ;write address to slave
:page_mode
             VOM
                   W,data
                                                ;get byte to be sent
                   Write byte
             CALL
                                                ;Send data byte
```

```
seq_flag,:done
                                                  ; is this a page write?
             JΒ
                    Send stop
                                                  ;no, signal stop condition
             CALL
:done
             RETP
                                                  ; leave and fix page bits
Set address
             CALL
                    Send start
                                                  ; send start bit
                    W, #control_w
                                                  ;get write control byte
             VOM
             CALL
                    Write_byte
                                                  ;Write it & use ack polling
                    got_ack,Set_address
             JNB
                                            ; until EEPROM ready
                                                  ; get EEPROM address pointer
             MOV
                    W,address
             CALL
                    Write_byte
                                                  ; and send it
                                                  ; leave and fix page bits
             RETP
Write_byte
             VOM
                    byte,W
                                                  ;store byte to send
                                                  ;set up to write 8 bits
             VOM
                    count, #8
:next_bit
             CALL
                    Write_bit
                                                  ;write next bit
                                                  ; shift over to next bit
                    byte
             DJNZ
                    count,:next_bit
                                                  ; whole byte written yet?
             CALL
                    Read bit
                                                  ;yes, get acknowledge bit
             SETB
                    got_ack
                                                  ;assume we got it
                                                  ;did we get ack (low=yes)?
              SNB
                    in_bit
             CLRB
                    got_ack
                                                  ; if not, flag it
;
; to use the LED as a 'no_ack' signal, the ':toggle_led' line in the interrupt
   section must be commented out, and the next 3 instructions uncommented.
             CLRB
                    led_pin
                                                  ;default: LED off
;
                     in_bit
             SNB
                                                  idid we get ack (low=yes)?
             SETB
                    led_pin
                                                  ; if not, flag it with LED
;
             RETP
                                                  ; leave and fix page bits
Write bit
             MOVB
                    sda, out bit
                                                  ; put tx bit on data line
             VOM
                     !ra,#portsetup_w
                                            ;set Port A up to write
                                                  ;100ns data setup delay
             JMP
                     :delay1
                                                  ; (note: 250ns at low power)
:delay1
             JMP
                     :delay2
:delay2
             SETB
                     scl
                                                  ;flip I2C clock to high
                    W,#t_high
                                                        ;get write cycle timing*
             VOM
                                                  ; do delay while bus settles
                    Bus_delay
             CALL
                    scl
                                                  return I2C clock low
             CLRB
             VOM
                     !ra,#portsetup_r
                                            ;set sda->input in case ack
             VOM
                    W,#t low
                                                  ;get clock=low cycle timing*
;
                    Bus_delay
                                                  ;allow for clock=low cycle
             CALL
             RETP
                                                  ; leave and fix page bits
Send start
             SETB
                     sda
                                                  ;pull data line high
             VOM
                     !ra, #portsetup_w
                                            ;setup I2C to write bit
                                                  ;100ns data setup delay
             JMP
                     :delay1
:delay1
             JMP
                     :delay2
                                                  ; (note: 250ns at low power)
                                                  ;pull I2C clock high
:delay2
             SETB
                     scl
             VOM
                    W,#t_su_sta
                                                  ;get setup cycle timing*
                    Bus_delay
                                                  ;allow start setup time
             CALL
             CLRB
                                                  ;data line goes high->low
:new
                     sda
             VOM
                                                  ;get start hold cycle timing*
                    W, #t_hd_sta
                                                  ;allow start hold time
             CALL
                    Bus delay
             CLRB
                    scl
                                                  ;pull I2C clock low
             VOM
                    W, #t buf
                                                  ;get bus=free cycle timing*
```

```
CALL
                   Bus_delay
                                                ; pause before next function
             RETP
                                                ; leave and fix page bits
Send_stop
             CLRB
                                                ;pull data line low
                                          ;setup I2C to write bit
             VOM
                    !ra,#portsetup_w
                                                ;100ns data setup delay
             JMP
                    :delay1
                    :delay2
                                                ; (note: 250ns at low power)
:delay1
             JMP
                                                ;pull I2C clock high
:delay2
             SETB
                    scl
             VOM
                    W,#t_su_sto
                                                ;get setup cycle timing*
                    Bus_delay
                                                ;allow stop setup time
             CALL
                                                ;data line goes low->high
             SETB
                    sda
;
             MOV
                    W,#t_low
                                                ;get stop cycle timing*
                  Bus_delay
                                                ;allow start/stop hold time
             CALL
             RETP
                                                ; leave and fix page bits
Bus delay
             VOM
                    W, #t all
                                                ;get timing for delay loop
:custom
             MOV
                    temp,W
                                                ;save it
:loop
             DJNZ
                    temp,:loop
                                                ;do delay
             RETP
                                                ; leave and fix page bits
;***** Subroutine(s) : Read from I2C EEPROM
; These routines read a byte from a 24LCXXB E2PROM either from a new address
; (random access mode), from the current address in the EEPROM's internal
; address pointer (CALL Read_byte:current), or as a sequential read. In either
; the random access or current address mode, seq_flag should be clear. Please
; refer to the application note on how to access the sequential read mode.
        Input variable(s) : address, seq_flag
       Output variable(s) : data
       Variable(s) affected : byte, temp, count, delay
       Flag(s) affected : none
       Timing (turbo) : reads at approx. 200Kbps
                                                ;write address to slave
I2C_read
             CALL
                    Set_address
             CALL
                    Send start
                                                ;signal start of read
:current
             VOM
                    W, #control_r
                                                ; get read control byte
             CALL
                    Write_byte
                                                ; and send it
:sequential
             MOV
                    count,#8
                                                ;set up for 8 bits
                    byte
                                                ;zero result holder
             CLR
                                                ; shift result for next bit
:next_bit
             RL
                    byte
             CALL
                   Read_bit
                                                ;get next bit
                                                ;got whole byte yet?
             DJNZ
                    count,:next_bit
             MOV
                    data,byte
                                                ; yes, store what was read
                                                ; is this a sequential read?
             SB
                    seq flaq
             JMP
                    Send stop
                                                ; no, signal stop & exit
:non_seq
                                                ; yes, setup acknowledge bit
             CLRB
                    out bit
             CALL
                    Write_bit
                                                    and send it
             RETP
                                                ; leave and fix page bits
                                                ;assume input bit low
Read_bit
                    in_bit
             CLRB
             MOV
                    !ra, #portsetup_r ;set Port A up to read
                                                ;flip I2C clock to high
             SETB
                    scl
             VOM
                    W, #t high
                                                ;get read cycle timing*
```

;	CALL SNB SETB CLRB MOV CALL RETP	Bus_delay sda in_bit scl W,#t_buf Bus_delay	;Go do delay ;is data line high? ;yes, switch input bit high ;return I2C clock low ;get bus=free cycle timing* ;Go do delay ;leave and fix page bits
;			
Take_sample	BANK MOV BANK SNB MOV MOV CALL INC INC MOV MOV SNZ CLR	analog W,ADC1 I2C got_hex W,number_low data,W I2C_Write address byte_count W,eeprom_size W,address-W address	<pre>;switch to analog bank ;get ADC1 value ;switch to EEPROM bank ;did user enter a value? ;yes, load it instead ;save ADC1 value ;store it in EEPROM ;move to next address ;adjust # bytes stored ;get memory size ;are we past end? ;if not, skip ahead ;if so, reset it</pre>
:done ;	RETP		;leave and fix page bits
View_Mem	VOM	W,byte_count	<pre>;get # bytes stored</pre>
:all	MOV MOV PAGE CALL BANK MOV PAGE CALL BANK MOV JMP	<pre>num_bytes,W W,#_view send_string send_string I2C number_low,byte_count send_hex send_hex:num_only I2C W,#0 :address</pre>	<pre>;store it into view count ;get view message ;set up for long call ;dump it ;switch to EEPROM bank ;get byte storage count ;set up for long call ;dump it ;switch to I2C bank ;Address = start of EEPROM ;Go store address</pre>
:single	VOM VOM	<pre>num_bytes,#1 W,number_low</pre>	<pre>;only a single byte ;get the address pointer</pre>
:address	VOM VOM	address,W W,#_cr	<pre>;store requested address ;get carriage return</pre>
:dump	PAGE CALL BANK SB SNB JMP TEST SNZ JMP	send_string send_string I2C erasing got_hex :viewloop save_addr :done	<pre>;set up for long call ;send it ;Switch to I2C bank ;viewing after erase cycle ; or special hex value? ;yes, go dump it ;no, is EEPROM empty? ;if not, skip ahead ;yes, so leave</pre>
:viewloop	CALL MOV PAGE CALL BANK DEC	I2C_read number_low,data send_hex send_hex:num_only I2C num_bytes	<pre>;fetch byte from EEPROM ;setup to send it ;set up for long call ;transmit it (RS232) ;switch to I2C bank ;decrement byte count</pre>

```
SNZ
                                                    ;skip ahead if not done
              JMP
                     :done
                                                    ;all bytes dumped, exit
              INC
                     address
                                                    ; move to next address
                     W,#00001111b
                                                    ;keep low nibble
              MOV
                     W,address
                                                    ; of address pointer
              AND
              MOV
                     W,#_space
                                                    ;default=send a space
              SNZ
                                                    ; have we done 16 bytes?
              MOV
                     W,#_cr
                                                    ;yes, point to a <cr>
              JMP
                     :dump
                                                    ;go dump it and continue
:done
              VOM
                     address, save_addr
                                              restore address pointer
                                                    ; leave and fix page bits
              RETP
Erase_Mem
              CLR
                     address
                                                    restore address pointer
              SETB
                     erasing
                                                    ;flag erase operation
              MOV
                     num_bytes,#eeprom_size ;wipe whole mem
                                                    ;byte to wipe with=0
:wipeloop
              CLR
                     data
              MOV
                     data,address
                                                    ;byte to wipe with=addr
              CALL
                     I2C write
                                                    ;wipe EEPROM byte
              INC
                     address
                                                    ;move to next address
              DJNZ
                     num_bytes,:wipeloop
                                              ; Erased enough yet?
              CLR
                     byte_count
                                                    ;done, reset stored count
              CLR
                     save addr
                                                    reset backup address;
              VOM
                     W, #eeprom_size
                                                    ;load mem size into W
              CALL
                     View mem:all
                                                    ; and view cleared memory
              CLRB
                     erasing
                                                    ;flag operation done
              RETP
                                                    ; leave and fix page bits
;*************************** End of I2C Subroutines *********************
; * * * * * * *
; * Main *
; * * * * * * *
              ORG
                     140h
; Reset entry
reset_entry
; * * * Changed * * * * *
                      ra, #%1011
                                                    ;init ra
              mov
                     !ra, #%0100
              mov
                      rb, #%10000000
                                                    ;init rb
              mov
                     !rb, #%00001111
              mov
   *****
              clr
                                                    ;init rc
                     rc
              mov
                     !rc,#%10101010
                     m, #$D
                                                    ;set cmos input levels
              mov
                     !rc,#0
              mov
              mov
                     m, #$F
; * * * * Changed * * * *
              CLR
                     FSR
                                                    ;reset all ram starting at 08h
:zero ram
              SB
                     FSR.4
                                                    ; are we on low half of bank?
              SETB
                     FSR.3
                                                    ; If so, don't touch regs 0-7
                                                    ; clear using indirect addressing
              CLR
                     IND
```

```
IJNZ
                    FSR,:zero_ram
                                                  repeat until done
; * * * * * * * * * * * * * *
                    timers
                                                  ; set defaults
             bank
             setb
                    timer low.0
                    freq_low.0
             setb
                    !option,#%10011111 ;enable rtcc interrupt
             mov
; Terminal - main loop
terminal
             mov
                    w,#_hello
                                                  ; send hello string
             call
                    send_string
:loop
                    w,#_prompt
             mov
                                                  ; send prompt string
             call
                    send_string
             call
                    get_byte
                                                  ;get command
             call
                    uppercase
             mov
                    cmd,byte
             call
                    get_hex
                                                  ;get any hex number
                    cmd,#'T',:timer
             cje
                                                  ;T xxxx
                    cmd, #'F',:freq
             cje
                                                  ;F xxxx
             cje
                    cmd, #'A',:pwm0
                                                  ;A xx
             cje
                   cmd,#'B',:pwm1
                                                  ;B xx
             cje
                    cmd, #'C', :adc0
                                                  ;C
             cje
                    cmd, #'D', :adc1
                                                  ;D
;**** Added ****
; Command: S [xx] - Store sample (if xx is left out, ADC1 is sampled)
             cje
                    cmd,#'S',:sample ;S [xx] =store sample
; Command: V [xx] - View stored byte(s)
                - if xx is left out, all stored byted are shown
                - if xx=ff then whole eeprom is dumped
;
;
             cje
                    cmd, #'V',:view
                                                  ; V [xx] = View EEPROM contents
 Command: E - Erase EEPROM contents and reset storage pointer
;
             cje
                    cmd, #'E',:erase
                                                  ;E = Erase whole EEPROM
; * * * * * * * * * * * * * *
             mov
                    w,# error
                                                  ; bad command
              call
                    send_string
                                                  ; send error string
              jmp
                    :loop
                                                  itry again
                                                  ;timer write
:timer
             bank
                     timers
                    timer_low,number_low
             mov
                    timer_high, number_high
             mov
              qmj
                    :loop
                                                  ;freq write
:freq
             bank timers
```

	mov mov jmp	<pre>freq_low,number_low freq_high,number_high :loop</pre>	
0mwq:	bank mov jmp	<pre>analog pwm0,number_low :loop</pre>	;pwm0 write
:pwm1	bank mov jmp	<pre>analog pwm1,number_low :loop</pre>	;pwm1 write
:adc0	bank mov call jmp	<pre>analog number_low,adc0 send_hex :loop</pre>	;adc0 read
:adc1	bank mov call jmp	<pre>analog number_low,adc1 send_hex :loop</pre>	;adc1 read
;*** Added	***		
:sample	BANK PAGE CALL MOV CALL BANK MOV CALL JMP	I2C Take_sample Take_sample W,#_sample send_string I2C number_low,data send_hex:num_only :loop	<pre>;Switch to I2C bank ;I2C subroutine page ;Go take a sample ;get sample message ;dump it ;switch to EEPROM bank ;byte sent ;dump it ;back to main loop</pre>
;		_	
:view	BANK MOV SNB JMP PAGE CALL JMP	I2C save_addr,address got_hex :v_special View_mem View_mem :loop	<pre>;switch to I2C bank ;backup address pointer ;Was this "V xx" command? ;if so, jump ;I2C subroutine page ;no, view stored data ;back to main loop</pre>
v_special:	MOV JZ PAGE CALL JMP	<pre>W,++number_low :v_whole View_mem View_mem:single :loop</pre>	;View whole mem=> "V ff" ;Was this requested? ;I2C subroutine page ;yes, go dump it ;back to main loop
:v_whole	MOV PAGE CALL JMP	<pre>W,#eeprom_size View_mem View_mem:all :loop</pre>	;Get eeprom mem size ;I2C subroutine page ;Go dump the whole thing ;back to main loop
:erase	BANK PAGE CALL JMP	I2C Erase_mem Erase_mem :loop	<pre>;switch to I2C bank ;I2C subroutine page ;no, wipe whole EEPROM ;back to main loop</pre>
; * * * * * * * * * *	_	<b>-</b>	200F