

Microprocessor Applications in Manufacturing – MEL432

Major Exams

Date: 07 May 2007

Time: 13:00 pm to 15:00pm

Duration: Two hours

Maximum Marks: 60

Do any five questions. All Questions carry equal marks. **While writing programs,** kindly **write comments**, to make your program easier to understand.


- Q1. a) In order to measure a maximum of 4V with a resolution of 1 mV, what should be the number of bits in the A/D converter? (2)
- b) Define the terms accuracy and monotonicity with respect to an A/D converter. Why is monotonicity desirable? (3)
- b) Explain the successive approximation method of A/D conversion. (4)
- a) What is a sample and hold amplifier? (3)
- Q2. a) What are microcontrollers? (3)
- b) Describe some common features available on single chip microcontrollers. (5)
- c) List some areas of their applications. (4)
- Q3. Write short notes on **any two** of the following:
- a) Special Function Registers of 8751. (6)
- b) Serial Port of 8751 (6)
- c) The Internal Data Memory of 8751 (6)
- d) Stand-alone 8751 system. (6)
- Q4. Write on **any two** of the following:
- a) Multiplexing of 7-segment displays. (6)
- b) Interfacing of keys. (6)
- c) Asynchronous serial transmission of the letter A, (41H in ASCII) at 19200 baud. (Show a sketch). Show DTE to DTE three wire connection. (6)
- d) Compare a computer monitoring system, a computer open loop system and a computer close loop system. (6)
- Q5. Write short notes on **any three** of the following:
- a) Tri-state concept, buffer registers and bus organized computers. (4)
- b) Polling of Interrupts. (4)
- c) Power-on Reset (using RESETIN* pin) (4)
- d) Floating point number representation of binary numbers (give format). (4)

- Q6. a) What is a stepper motor? How does it run? (4)
 b) Write a program for running a stepper motor at 10 rpm using four bits of Port P2 of 8751. The motor takes 200 steps per revolution. The crystal frequency of 8751 is 12 MHz. The direction of rotation of the stepper motor is to depend on whether the Port Bit P1.0 (connected to a switch SPDT), is '0' or '1'. (No need to debounce the switch). Write a delay subroutine. (8)

OR

- b) Write a program for running a stepper motor at 10 rpm using four bits of Port A of 8255 connected to a 8085. The motor takes 200 steps per revolution. The crystal frequency of 8085 is 6.144 MHz. The direction of rotation of the stepper motor is to depend on whether the bit 0 of Port C (connected to a switch SPDT), is '0' or '1'. Write the delay subroutine. (No need to debounce the switch) (8)
- Q7. a) Explain the addressing modes of 8751 with examples. (4)
 b) Explain how the indexed mode MOVX can be used for table look-up. (2)
 c) Write **short segments** of programs or subroutines for **any three** of the following, for the 8051 microcontroller:
 i) Change from Register Bank 0 to Register Bank 3 and set a Flag F0 located in PSW to '1'. (2)
 ii) Divide a byte PQ at 30h to separate it into a byte OQ at 31h and OP at 32h. (2)
 iii) Make P1 into an input port. Input the port data at P1 and check P1.0. If it is '1' then output AA on LEDs connected to port P2. (2)
 iv) Clear 16 memory locations from 31h onwards, using register R1 for indirect addressing. (2)
- Q8. a) Write a program for 8751 to convert a binary number (less than 64H) stored at 30h into a BCD number at 31h. (Hint: divide by 10 Dec) (6)
 b) Write a program to output BCD counting at pins of port P1 of 8751 with a delay of approx. 0.13 millsec. (XTAL Freq of 12 Mhz, gives an instruction timing of 1 μ sec.) (6)
- Q9. a) Describe a programmable peripheral interface, 8255. Explain the format for setting of the Control word, as well as bit set & reset function of Port C. (4)
 b) What is bouncing of keys? (2)
 c) Write a program to depict decimal counting on the LED's. The decimal count increments by one, every time a key is pressed. The LED's are connected to Port A. A key is connected to Port B, bit 0 of an 8255 as shown in Figure 1. Initialize the 8255 before using it. (6)

Figure 1.



DATA TRANSFER GROUP

Move	Move (cont)	Move Immediate
MOV AA 7F AB 78 AC 79 AD 7A AE 7B AF 7C AL 7D AM 7E 7	MOV EA 5F EB 58 EC 59 ED 5A EE 5B EF 5C EL 5D EM 5E 7	MVI A, byte 3E B, byte 06 C, byte 0E D, byte 18 E, byte 1E H, byte 28 L, byte 2E M, byte 36 7
MOV BA 4F BB 40 BC 41 BD 42 BE 43 BH 44 BL 45 BM 46 7	MOV HA 67 HB 60 HC 61 HD 62 HE 63 HH 64 HL 65 HM 66 7	LDI B, dble 01 D, dble 11 H, dble 21 SP, dble 31 10
MOV CA 4F CB 48 CC 49 CD 4A CE 4B CH 4C CL 4D CM 4E 7	MOV LA 6F LB 68 LC 69 LD 6A LE 6B LH 6C LL 6D LM 6E 7	LDAX B DA LDAX D 1A LHLD adr 2A LDA adr 3A STAX B 02 STAX D 12 SHLD adr 22 STA adr 32 17
MOV DA 57 DB 50 DC 51 DD 52 DE 53 DH 54 DL 55 DM 56 7	MOV MA 77 MB 70 MC 71 MD 72 ME 73 MH 74 ML 75 7	STA adr 32 13
XCHG EB 4		

byte = constant, or logical/arithmetic expression that evaluates to an 8-bit data quantity. (Second byte of 2-byte instructions).
 dble = constant, or logical/arithmetic expression that evaluates to a 16-bit data quantity. (Second and Third bytes of 3-byte instructions).
 adr = 16-bit address (Second and Third bytes of 2-byte instructions).
 * = all flags (C, Z, S, P, AC) affected.
 ** = all flags except CARRY affected; (exception: INX and DCX affect no flags).
 † = only CARRY affected.

All trademarks copyright Intel Corporation 1978.

ARITHMETIC AND LOGICAL GROUP

Add*	Increment**	Logical*
ADD A 87 B 80 C 81 D 82 E 83 H 84 L 85 M 86 7	INR A 3C B 04 C 0C D 14 E 1C H 24 L 2C M 34 10	ANA A 87 B 80 C 81 D 82 E 83 H 84 L 85 M 86 7
ADC A 8F B 88 C 89 D 8A E 8B H 8C L 8D M 8E 7	INX B 03 D 13 H 23 SP 33 6	XRA A 87 B 80 C 81 D 82 E 83 H 84 L 85 M 86 7
Subtract*	Decrement**	ORA A 87 B 80 C 81 D 82 E 83 H 84 L 85 M 86 7
SUB A 97 B 90 C 91 D 92 E 93 H 94 L 95 M 96 7	DCR A 3D B 05 C 0D D 15 E 1D H 2D L 2D M 3D 10	CMP A 87 B 80 C 81 D 82 E 83 H 84 L 85 M 86 7
SBB A 9F B 98 C 99 D 9A E 9B H 9C L 9D M 9E 7	DCX B 0B D 1B H 2B SP 3B 6	Arith & Logical Immediate ADI byte C8 ACI byte CE SUI byte DE SBI byte DF ANI byte E6 XRI byte EE ORI byte F6 CPI byte FE
Double add†	Rotate†	
DAD B 09 D 19 H 29 SP 39 10	RLC 07 RRC 0F RAL 17 RAR 1F 4	

RESTART TABLE

Name	Code	Restart Address
RST 0	C7	000016
RST 1	CF	000816
RST 2	D7	001016
RST 3	DF	001816
RST 4	E7	002016
TRAP	Hardware* Function	002416
RST 5	EF	002816
RST 5.5	Hardware* Function	002C16
RST 6	F7	003016
RST 6.5	Hardware* Function	003416
RST 7	FF	003816
RST 7.5	Hardware* Function	003C16

*NOTE: The hardware functions refer to the on-chip interrupt feature of the 8085 only.

RANCH CONTROL GROUP

Jump	Stack Ops	Pseudo Instruction
JMP adr C3 JNZ adr C2 JZ adr CA JNC adr D2 JC adr 0A JPO adr E2 JPE adr EA JP adr F2 JM adr FA PCHL E3 10	PUSH B CS O DS H ES PSW F6 7/10 POP B C1 D DS H EI PSW F1 10 XTHL E3 SPHL F9 16 6	ORG END EQU SET DS DB DW MACRO ENDM LOCAL REPT IRP IRPC EXTM
Call CALL adr C0 CNZ adr C4 CZ adr CC CNC adr D4 CC adr DC CPO adr E4 CPE adr EC CP adr F4 CM adr FC 18	Input Output OUT byte D3 IN byte DB 9/18 Control DI F3 EI FB NOP 00 HLT 78 4 4 4 4	ASEG NAME DSEG STXN CSEG STACK PUBLIC MEMORY EXTERN
Return RET C9 RNZ C0 RZ C8 RNC D0 RC D8 RPO E0 RPE E5 RP F0 RM F8 10 6/12	New Instruction (8085 Only) RIM 20 SIM 30 4 4	Conditional Assembly: IF ELSE ENDIF

Restart

RST	Code
0	C7
1	CF
2	D7
3	DF
4	E7
5	EF
6	F7
7	FF

ASSEMBLER REFERENCE


Operators
NUL
LOW, HIGH
MOD, SHL, SHR
NOT
AND
OR, XOR

Constant Definition

08DH	Hex
1AH	Hex
10SD	Decimal
10S	Decimal
720	Octal
720	Octal
110110	Binary
001108	Binary
TEST	ASCII
A'B	ASCII

USE OF THE A REGISTER BY RIM AND SIM INSTRUCTIONS (8085 ONLY)

A REGISTER AFTER EXECUTING RIM



A REGISTER BEFORE EXECUTING SIM




Table 4. MCS-51™ Instruction Set Description

ARITHMETIC OPERATIONS

Mnemonic	Description	Byte	Cyc
ADD A,Rn	Add register to Accumulator	1	1
ADD A,direct	Add direct byte to Accumulator	2	1
ADD A,@Ri	Add indirect RAM to Accumulator	1	1
ADD A,#data	Add immediate data to Accumulator	2	1
ADDC A,Rn	Add register to Accumulator with Carry	1	1
ADDC A,direct	Add direct byte to A with Carry flag	2	1
ADDC A,@Ri	Add indirect RAM to A with Carry flag	1	1
ADDC A,#data	Add immediate data to A with Carry flag	2	1
SUBB A,Rn	Subtract register from A with Borrow	1	1
SUBB A,direct	Subtract direct byte from A with Borrow	2	1
SUBB A,@Ri	Subtract indirect RAM from A w/Borrow	1	1
SUBB A,#data	Subtract imm. data from A w/Borrow	2	1
INC A	Increment Accumulator	1	1
INC Rn	Increment register	1	1
INC direct	Increment direct byte	2	1
INC @Ri	Increment indirect RAM	1	1
DEC A	Decrement Accumulator	1	1
DEC Rn	Decrement register	1	1
DEC direct	Decrement direct byte	2	1
DEC @Ri	Decrement indirect RAM	1	1
INC DPTR	Increment Data Pointer	1	2
MUL AB	Multiply A & B	1	4
DIV AB	Divide A by B	1	4
DA A	Decimal Adjust Accumulator	1	1

LOGICAL OPERATIONS

Mnemonic	Description	Byte	Cyc
ANL A,Rn	AND register to Accumulator	1	1
ANL A,direct	AND direct byte to Accumulator	2	1
ANL A,@Ri	AND indirect RAM to Accumulator	1	1
ANL A,#data	AND immediate data to Accumulator	2	1
ANL direct,A	AND Accumulator to direct byte	2	1
ANL direct,#data	AND immediate data to direct byte	3	2
ORI A,Rn	OR register to Accumulator	1	1
ORI A,direct	OR direct byte to Accumulator	2	1
ORI A,@Ri	OR indirect RAM to Accumulator	1	1
ORI A,#data	OR immediate data to Accumulator	2	1
ORI direct,A	OR Accumulator to direct byte	2	1
ORI direct,#data	OR immediate data to direct byte	3	2
XRI A,Rn	Exclusive-OR register to Accumulator	1	1
XRI A,direct	Exclusive-OR direct byte to Accumulator	2	1
XRI A,@Ri	Exclusive-OR indirect RAM to A	1	1
XRI A,#data	Exclusive-OR immediate data to A	2	1
XRI direct,A	Exclusive-OR Accumulator to direct byte	2	1
XRI direct,#data	Exclusive-OR immediate data to direct	3	2
CLR A	Clear Accumulator	1	1
CPL A	Complement Accumulator	1	1
RL A	Rotate Accumulator Left	1	1
RLC A	Rotate A Left through the Carry flag	1	1
RR A	Rotate Accumulator Right	1	1
RRC A	Rotate A Right through Carry flag	1	1
SWAP A	Swap nibbles within the Accumulator	1	1

DATA TRANSFER

Mnemonic	Description	Byte	Cyc
MOV A,Rn	Move register to Accumulator	1	1
MOV A,direct	Move direct byte to Accumulator	2	1
MOV A,@Ri	Move indirect RAM to Accumulator	1	1
MOV A,#data	Move immediate data to Accumulator	2	1
MOV Rn,A	Move Accumulator to register	1	1
MOV Rn,direct	Move direct byte to register	2	2
MOV Rn,#data	Move immediate data to register	2	1
MOV direct,A	Move Accumulator to direct byte	2	1
MOV direct,Rn	Move register to direct byte	2	2
MOV direct,direct	Move direct byte to direct	3	2
MOV direct,@Ri	Move indirect RAM to direct byte	2	2
MOV direct,#data	Move immediate data to direct byte	3	2
MOV @Ri,A	Move Accumulator to indirect RAM	1	1
MOV @Ri,direct	Move direct byte to indirect RAM	2	2
MOV @Ri,#data	Move immediate data to indirect RAM	2	1
MOV DPTR,#data16	Load Data Pointer with a 16-bit constant	3	2

DATA TRANSFER (cont.)

Mnemonic	Description	Byte	Cyc
MOVC A,@A+DPTR	Move Code byte relative to DPTR to A	1	2
MOVC A,@A+PC	Move Code byte relative to PC to A	1	2
MOVX A,@Ri	Move External RAM (8-bit addr) to A	1	2
MOVX A,@DPTR	Move External RAM (16-bit addr) to A	1	2
MOVX @Ri,A	Move A to External RAM (8-bit addr)	1	2
MOVX @DPTR,A	Move A to External RAM (16-bit addr)	1	2
PUSH direct	Push direct byte onto stack	2	2
POP direct	Pop direct byte from stack	2	2
XCH A,Rn	Exchange register with Accumulator	1	1
XCH A,direct	Exchange direct byte with Accumulator	2	1
XCH A,@Ri	Exchange indirect RAM with A	1	1
XCHD A,@Ri	Exchange low-order Digit ind. RAM w/A	1	1

BOOLEAN VARIABLE MANIPULATION

Mnemonic	Description	Byte	Cyc
CLR C	Clear Carry flag	1	1
CLR bit	Clear direct bit	2	1
SETB C	Set Carry flag	1	1
SETB bit	Set direct bit	2	1
CPL C	Complement Carry flag	1	1
CPL bit	Complement direct bit	2	1
ANL C,bit	AND direct bit to Carry flag	2	2
ANL C,/bit	AND complement of direct bit to Carry	2	2
ORI C,bit	OR direct bit to Carry flag	2	2
ORI C,/bit	OR complement of direct bit to Carry	2	2
MOV C,bit	Move direct bit to Carry flag	2	1
MOV bit,C	Move Carry flag to direct bit	2	2

PROGRAM AND MACHINE CONTROL

Mnemonic	Description	Byte	Cyc
ACALL addr11	Absolute Subroutine Call	2	2
LCALL addr16	Long Subroutine Call	3	2
RET	Return from subroutine	1	2
RETI	Return from interrupt	1	2
AJMP addr11	Absolute Jump	2	2
LJMP addr16	Long Jump	3	2
SJMP	Short Jump (relative addr)	2	2
JMP @A+DPTR	Jump indirect relative to the DPTR	1	2
JZ rel	Jump if Accumulator is Zero	2	2
JNZ rel	Jump if Accumulator is Not Zero	2	2
JC rel	Jump if Carry flag is set	2	2
JNC rel	Jump if No Carry flag	2	2
JB bit,rel	Jump if direct Bit set	3	2
JNB bit,rel	Jump if direct Bit Not set	3	2
JBC bit,rel	Jump if direct Bit is set & Clear bit	3	2
CJNE A,direct,rel	Compare direct to A & Jump if Not Equal	3	2
CJNE A,#data,rel	Comp. imm. to A & Jump if Not Equal	3	2
CJNE Rn,#data,rel	Comp. imm. to reg. & Jump if Not Equal	3	2
CJNE @Ri,#data,rel	Comp. imm. to ind. & Jump if Not Equal	3	2
DJNZ Rn,rel	Decrement register & Jump if Not Zero	2	2
DJNZ direct,rel	Decrement direct & Jump if Not Zero	3	2
NOP	No operation	1	1

Notes on data addressing modes:

- Rn — Working register R0-R7
- direct — 128 internal RAM locations, any I/O port, control or status register
- @Ri — Indirect internal RAM location addressed by register R0 or R1
- #data — 8-bit constant included in instruction
- #data16 — 16-bit constant included as bytes 2 & 3 of instruction
- bit — 128 software flags, any I/O pin, control or status bit

Notes on program addressing modes:

- addr16 — Destination address for LCALL & LJMP may be anywhere within the 64-Kilobyte program memory address space.
- addr11 — Destination address for ACALL & AJMP will be within the same 2-Kilobyte page of program memory as the first byte of the following instruction.
- rel — SJMP and all conditional jumps include an 8-bit offset byte. Range is +127/-128 bytes relative to first byte of the following instruction.

All mnemonics copyrighted © Intel Corporation 1979