Computer Architecture (EEL 601) Major (2006) F.M = 40 Time: 2hr

91. (a) What are the differences between super-scalar and SIAD processors?

(b) How can circular addressing mode be supported in hardware?

(c) What are the advantages of trierarchical bus structure?

(d) Car code re-ordering effect performance of cache memory? How?

(e) What is a barrier' !

(2x5 = 10)

- 9.2 Assume a directory-based cache coherence provocal. The directory currently has infamelian that indicates that processor PI has the data () in exclusive mode. If the directory now gets a request for the same cache block from processor PI, what could this meen? What should directory controller do?
- 9.3 A dynamically schooled superscelar processor, having deep pipeline, will be inlikely to ensure performance enhancement you simultaneous multi-threating. Is this statement true? Discuss comidering different architectural variants.

9.4. 21264 was virtually addrossed instruction cache. Is it that virtually addrossed caches need to have more tag bits that than physically addressed cache? Why?

8.5 Consider the following loop: for (i=6; i <=100; i=i+i) {

Y[i] = Y[i-5] + Y[i]; }

Can this loop be unrolled for exploiting ILP? How? (4)

- 9.7 A single predictor predicting a surgle branch instruction is more accurate then is that some predictor sperving more then one brands. Discuss by providing examples of (i) 1-bit predictor sharing that orduces onicoprediction rate & (ii) 1-bit predictor sharing that increases misprediction. (6)
- 8.8 (2) Explain RAID organisation of disc
 - (b) Describe different techniques for hit time posterior reduction of eache