

Microprocessor Applications in Manufacturing – MEL432

Major Exams

Date: 29 November 2006

Time: 10:30pm to 12:30pm

Duration: Two hours


Maximum Marks: 60

Do any five questions. All Questions carry equal marks. **While writing programs,** kindly write comments, to make your program easier to understand.

- Q1. a) Define the terms resolution, accuracy, and monotonicity with respect to an A/D converter. (3)
a) Explain the working of a dual slope method (integrating) A/D converter. (7)
b) What are its advantages and disadvantages over other A/D converters? (2)
- Q2. Write short notes on **any two** of the following:
a) Sample and hold amplifiers (6)
b) D/A converters. (6)
c) The programmable timer counter, 8253 (6)
d) Stand-alone 8751 system. (6)
- Q3. a) What is the difference between a computer monitoring system, a computer open loop system and a computer close loop system? Illustrate your answer with diagrams. (4)
b) Given a continuous PID controller with $K_p = 20$, $K_i = 100$ and $K_d = 5$, describe how it can be retrofitted with a computer controller of sample period of .25 seconds. Determine the manipulation variable ' Δm_n ' as a function of the differences between the desired and the actual outputs ($\Delta m_n = K_0 e_n + K_1 e_{n-1} + K_2 e_{n-2}$). Derive the formula used. (8)
- Q4. Write on **any two** of the following:
a) Multiplexing of 7-segment displays. (6)
b) Keyboard and Display Controller 8279 (6)
c) Asynchronous serial transmission giving the example of the letter B, (42H in ASCII) being transmitted at 9600 baud. (Indicate the bit rate etc.) (6)
- Q5. Write short notes on **any three** of the following:
a) Tri-state concept and computers. (4)
b) Ready Signal of 8085. (4)
c) Fetch-Execution overlap. (4)
d) Synchronous counters. (4)

- Q6. a) What is a stepper motor? How does it run? (4)
 b) Write a program (for either 8085 or 8051 system) for running a stepper motor at 30 rpm using four bits of Port A of 8255 (4 bits of Port P1 are used for 8051). The other two ports B and C are not being used on the 8085 system. The motor takes 200 steps per revolution (each step is of 1.8°). The crystal frequency of 8085 is 6.144 MHz. (For 8051 the crystal frequency is 11.059 MHz.) Assume a debounced key has been used to put a '00' or '01' at a memory location say 2100H (21H in case of 8051) by a separate subroutine (do not write it). The program constantly monitors this location. If it '00' the stepper motor runs in one direction and if it is '01' the stepper motor runs in the other direction. Also write the delay subroutine. (8)
- Q7. a) Explain the addressing modes of 8751. (5)
 b) Describe the Internal data memory of 8051. (4)
 c) Write **short segments** of programs or subroutines for **any three** of the following: (*for 8051 microcontroller*)
 i) Change from Register Bank 0 to Register Bank 3. (1)
 ii) Divide a byte P at 30h with a byte Q at 31h and store the quotient in 32h and remainder in 33h. (Multiplication and division is done using the accumulator A and the multiplication register B) (1)
 iii) Make P1 into an input port. Input the port data at P1 and store in the accumulator. (1)
 iv) Move the data lying at the Accumulator to an external data memory at 3000h. (1)
 v) Change the stack to 60H. (1)
- Q8. a) Write a program for 8751 to convert a binary number stored at 30h (**PQ**) into two bytes (**OP**) at 31h and (**OQ**) at 32h. (6)
 b) Write a program to output binary counting at pins of port P1 of 8751. (6)
- Q9. a) Describe a programmable peripheral interface, 8255. Explain the handshaking lines of mode 1 in the output mode. (4)
 b) What is bouncing of keys? (2)
 c) Write a program to shift a glowing LED by one place every time a key is pressed. The LEDs are connected to Port A. A key is connected to Port B, bit 0 of an 8255 as shown in Figure1. Initialize the 8255 before using it. (6)
- OR.**
- c) Write a program to multiply two single byte numbers to give a two-byte result **by bit rotation** for an 8085 system. (6)

Figure 1.



INSTRUCTION SET OF 8051

ARITHMETIC OPERATIONS

Mnemonic	Description	Byte	Cyc
ADD A,Rn	Add register to Accumulator	1	1
ADD A,direct	Add direct byte to Accumulator	2	1
ADD A,@Ri	Add indirect RAM to Accumulator	1	1
ADD A,#data	Add immediate data to Accumulator	2	1
ADDC A,Rn	Add register to Accumulator with Carry	1	1
ADDC A,direct	Add direct byte to A with Carry flag	2	1
ADDC A,@Ri	Add indirect RAM to A with Carry flag	1	1
ADDC A,#data	Add immediate data to A with Carry flag	2	1
SUBB A,Rn	Subtract register from A with Borrow	1	1
SUBB A,direct	Subtract direct byte from A with Borrow	2	1
SUBB A,@Ri	Subtract indirect RAM from A w/Borrow	1	1
SUBB A,#data	Subtract immed. data from A w/Borrow	2	1
INC A	Increment Accumulator	1	1
INC Rn	Increment register	1	1
INC direct	Increment direct byte	2	1
INC @Ri	Increment indirect RAM	1	1
DEC A	Decrement Accumulator	1	1
DEC Rn	Decrement register	1	1
DEC direct	Decrement direct byte	2	1
DEC @Ri	Decrement indirect RAM	1	1
INC DPTR	Increment Data Pointer	1	2
MUL AB	Multiply A & B	1	4
DIV AB	Divide A by B	1	4
DAA A	Decimal Adjust Accumulator	1	1

LOGICAL OPERATIONS

Mnemonic	Description	Byte	Cyc
ANL A,Rn	AND register to Accumulator	1	1
ANL A,direct	AND direct byte to Accumulator	2	1
ANL A,@Ri	AND indirect RAM to Accumulator	1	1
ANL A,#data	AND immediate data to Accumulator	2	1
ANL direct,A	AND Accumulator to direct byte	2	1
ANL direct,#data	AND immediate data to direct byte	3	2
ORL A,Rn	OR register to Accumulator	1	1
ORL A,direct	OR direct byte to Accumulator	2	1
ORL A,@Ri	OR indirect RAM to Accumulator	1	1
ORL A,#data	OR immediate data to Accumulator	2	1
ORL direct,A	OR Accumulator to direct byte	2	1
ORL direct,#data	OR immediate data to direct byte	3	2
XRL A,Rn	Exclusive-OR register to Accumulator	1	1
XRL A,direct	Exclusive-OR direct byte to Accumulator	2	1
XRL A,@Ri	Exclusive-OR indirect RAM to A	1	1
XRL A,#data	Exclusive-OR immediate data to A	2	1
XRL direct,A	Exclusive-OR Accumulator to direct byte	2	1
XRL direct,#data	Exclusive-OR immediate data to direct	3	2
CLR A	Clear Accumulator	1	1
CPL A	Complement Accumulator	1	1
RL A	Rotate Accumulator Left	1	1
RLC A	Rotate A Left through the Carry flag	1	1
RR A	Rotate Accumulator Right	1	1
RRC A	Rotate A Right through Carry flag	1	1
SWAP A	Swap nibbles within the Accumulator	1	1

DATA TRANSFER

Mnemonic	Description	Byte	Cyc
MOV A,Rn	Move register to Accumulator	1	1
MOV A,direct	Move direct byte to Accumulator	2	1
MOV A,@Ri	Move indirect RAM to Accumulator	1	1
MOV A,#data	Move immediate data to Accumulator	2	1
MOV Rn,A	Move Accumulator to register	1	1
MOV Rn,direct	Move direct byte to register	2	2
MOV Rn,#data	Move immediate data to register	2	1
MOV direct,A	Move Accumulator to direct byte	2	1
MOV direct,Rn	Move register to direct byte	2	2
MOV direct,direct	Move direct byte to direct	3	2
MOV direct,@Ri	Move indirect RAM to direct byte	2	2
MOV direct,#data	Move immediate data to direct byte	3	2
MOV @Ri,A	Move Accumulator to indirect RAM	1	1
MOV @Ri,direct	Move direct byte to indirect RAM	2	2
MOV @Ri,#data	Move immediate data to indirect RAM	2	1
MOV DPTR,#data16	Load Data Pointer with a 16-bit constant	3	2

DATA TRANSFER (cont.)

Mnemonic	Description	Byte	Cyc
MOVC A,@A+DPTR	Move Code byte relative to DPTR to A	1	2
MOVC A,@A+PC	Move Code byte relative to PC to A	1	2
MOVX A,@Ri	Move External RAM (8-bit addr) to A	1	2
MOVX A,@DPTR	Move External RAM (16-bit addr) to A	1	2
MOVX @Ri,A	Move A to External RAM (8-bit addr)	1	2
MOVX @DPTR,A	Move A to External RAM (16-bit addr)	1	2
PUSH direct	Push direct byte onto stack	2	2
POP direct	Pop direct byte from stack	2	2
XCH A,Rn	Exchange register with Accumulator	1	1
XCH A,direct	Exchange direct byte with Accumulator	2	1
XCH A,@Ri	Exchange indirect RAM with A	1	1
XCHD A,@Ri	Exchange low-order 8-bit ind. RAM w/A	1	1

BOOLEAN VARIABLE MANIPULATION

Mnemonic	Description	Byte	Cyc
CLR C	Clear Carry flag	1	1
CLR bit	Clear direct bit	2	1
SETB C	Set Carry flag	1	1
SETB bit	Set direct bit	2	1
CPL C	Complement Carry flag	1	1
CPL bit	Complement direct bit	2	1
ANL C,bit	AND direct bit to Carry flag	2	2
ANL C,/bit	AND complement of direct bit to Carry	2	2
ORL C,bit	OR direct bit to Carry flag	2	2
ORL C,/bit	OR complement of direct bit to Carry	2	2
MOV C,bit	Move direct bit to Carry flag	2	1
MOV bit,C	Move Carry flag to direct bit	2	2

PROGRAM AND MACHINE CONTROL

Mnemonic	Description	Byte	Cyc
ACALL addr11	Absolute Subroutine Call	2	2
LCALL addr16	Long Subroutine Call	3	2
RET	Return from subroutine	1	2
RETI	Return from interrupt	1	2
AJMP addr11	Absolute Jump	2	2
LJMP addr16	Long Jump	3	2
SJMP rel	Short Jump (relative addr)	2	2
JMP @A+DPTR	Jump indirect relative to the DPTR	1	2
JZ rel	Jump if Accumulator is Zero	2	2
JNZ rel	Jump if Accumulator is Not Zero	2	2
JC rel	Jump if Carry flag is set	2	2
JNC rel	Jump if No Carry flag	2	2
JB bit,rel	Jump if direct bit set	3	2
JNB bit,rel	Jump if direct bit Not set	3	2
JBC bit,rel	Jump if direct bit is set & Clear bit	3	2
CJNE A,direct,rel	Compare direct to A & Jump if Not Equal	3	2
CJNE A,#data,rel	Comp. immed. to A & Jump if Not Equal	3	2
CJNE Rn,#data,rel	Comp. immed. to reg. & Jump if Not Equal	3	2
CJNE @Ri,#data,rel	Comp. immed. to ind. & Jump if Not Equal	3	2
DJNZ Rn,rel	Decrement register & Jump if Not Zero	2	2
DJNZ direct,rel	Decrement direct & Jump if Not Zero	3	2
NOP	No operation	1	1

Notes on data addressing modes:

Rn	Working register R0-R7
direct	128 internal RAM locations, any I/O port, control or status register
@Ri	Indirect internal RAM location addressed by register R0 or R1
#data	8-bit constant included in instruction
#data16	16-bit constant included as bytes 2 & 3 of instruction
bit	128 software flags, any I/O pin, control or status bit

Notes on program addressing modes:

addr16	Destination address for LCALL & LJMP may be anywhere within the 64-Kilobyte program memory address space.
addr11	Destination address for ACALL & AJMP will be within the same 2-Kilobyte page of program memory as the first byte of the following instruction.
rel	SJMP and all conditional jumps include an 8-bit offset byte. Range is +127/-128 bytes relative to first byte of the following instruction.

ARITHMETIC AND LOGICAL GROUP

Add*		Increment**		Logical*	
ADD	A 07	INR	A 3C	ANA	A A7
	B 80		B 04		B A0
	C 81		C 0C		C A2
	D 82		D 14		D A3
	E 83		E 1C		E A4
	H 84		H 24		H A5
	L 85		L 2C		L A6
	M 86		M 34		M A6
ADC	A 8F	INX	B 03	XRA	A AF
	B 88		D 13		B A8
	C 89		H 23		C A9
	D 8A		L 33		D AA
	E 8B				E AB
	H 8C				H AC
	L 8D				L AD
	M 8E				M AE
Decrement**					
SUB	A 87	DCR	A 3D	ORA	A B7
	B 90		B 05		B B0
	C 91		C 0D		C B1
	D 92		D 15		D B2
	E 93		E 1D		E B3
	H 94		H 25		H B4
	L 95		L 2D		L B5
	M 96		M 35		M B6
SBB	A 9F	DCX	B 0B	CMP	A B7
	B 98		D 1B		B B8
	C 99		H 2B		C B9
	D 9A		L 3B		D BA
	E 9B				E BB
	H 9C				H BC
	L 9D				L BD
	M 9E				M BE
Specials					
DAD	B 08	RLC	DAA† 27	Arith & Logical Immediate	ADI byte C8
	D 19		CMA† 3F		ACI byte CE
	H 29		STC† 37		SUI byte D8
	SP 39		CMC† 3F		SBI byte DE
DAD	B 08	RRC	ANI byte E8	Arith & Logical Immediate	ADI byte C8
	D 19		RAL 17		ACI byte CE
	H 29		RAR 1F		SUI byte D8
	SP 39				SBI byte DE
DAD	B 08	RLC	ANI byte E8	Arith & Logical Immediate	ADI byte C8
	D 19		RRC 0F		ACI byte CE
	H 29		RAL 17		SUI byte D8
	SP 39		RAR 1F		SBI byte DE

- byte = constant, or logical/arithmetic expression that equates to an 8-bit data quantity (Second byte of 3-byte instructions).
- double = constant, or logical/arithmetic expression that equates to a 16-bit data quantity (Second and Third bytes of 3-byte instructions).
- addr = 16-bit address (Second and Third bytes of 3-byte instructions).
- = all flags (C, Z, S, P, AC) affected.
- = all flags except CARRY affected; (exceptions: INC and DEC affect no flags).
- ↑ = only CARRY affected.

All American copyright ©1961 United Corporation 1961

RANCH CONTROL GROUP			I/O AND MACHINE CONTROL			ASSEMBLER REFERENCE (Cont.)		
Jump			Stack Ops			Pseudo Instruction		
JMP adr C3	} 7/10	10	PUSH		C3	} 12	Generate	
JNZ adr C2			D	DS	ORIG			
JZ adr CA			H	ES	END			
JNC adr D2			PSW	FS	EQU			
JC adr DA			B	C1	SET			
JPO adr EA			D	D1	DS			
JPE adr FA			H	E1	DB			
JP adr F2			PSW	F1	DW			
JNL adr FA								
PCNL ES								
Call			XTHL ES 16			Macro		
CALL adr C0	} 9/18	18	SPHL FS 6			MACRO		
CNZ adr C4			Input Output			ENOM		
CZ adr CC			OUT byte D3 10			LOCAL		
CNC adr D4			IN byte D8 10			REPT		
CC adr DC			Control			IRP		
CPO adr EA						IRPC		
CPE adr EC						EXTM		
CP adr F4								
CM adr FC								
Return			DI F3 4			Relocation		
RET C9	} 6/12	10	EI F3 4		ASEG	NAME		
RNZ C0			OP F0 4		DSEG	STICK		
RZ C8			NO 00 4		CSEG	STACK		
RNC D0			HLT 76 4		PUBLIC	MEMORY		
RC D8					EXTERN			
RPO E0			New Instructions (80C5 Only)		Conditional Assembly			
RPE E8			RJM 20 4		IF			
RP F0			SM 30 4		ELSE			
RM F8					ENDIF			
Restart			ASSEMBLER REFERENCE			Constant Definition		
RST			Operations					
0 C7	} 12	12	NUL		080H } Hex			
1 CF			LOW, HIGH		1AH } Hex			
2 D7			% MOD, SHL, SHR		105D } Decimal			
3 DF					105 } Decimal			
4 E7					720 } Octal			
5 EF					720 } Octal			
6 F7					11011B } Binary			
7 FF					00110B } Binary			


RESTART TABLE

Name	Code	Restart Address
RST 0	C3	000015
RST 1	CF	000815
RST 2	D7	001015
RST 3	DF	001815
RST 4	E7	002015
TRAP	Hardware* Function	002415
RST 5	EF	002815
RST 5.5	Hardware* Function	002C15
RST 6	F7	003015
RST 6.5	Hardware* Function	003415
RST 7	FF	003815
RST 7.5	Hardware* Function	003C15

*NOTE: This hardware function refers to the on-chip interrupt feature of the 8085 only.

USE OF THE A REGISTER BY RIM AND ERM INSTRUCTIONS (RDS ONLY)

A REGISTER AFTER EXECUTING RRM



A REGISTER BEFORE EXECUTING STM

