

Indian Institute of Technology, Delhi
EEL782: Analog Integrated Circuits
Final, May 4, 2009

Answer all the questions. Read the instructions carefully. No books or notes allowed. You should have a working calculator. Full marks is 80. Approximate answers are ok. Incompatible units or unrealistic answers will invoke the wrath of the examiner. Good luck!

Part A: Objective type questions (1 to 12)

Each question or fill-in-the-blank carries 1 mark. Total 20 marks.

1. The approximate gain for a single stage amplifier, assuming an infinite load impedance is _____.
2. The effect of designing an MOS device with multiple fingers is a reduction in: (a) C_{overlap} (b) C_{junction} (c) C_{gs} (d) C_{gd}
3. Through fingering, the above parasitic capacitance can at most be reduced by a factor of _____.
4. To match two capacitors, both their _____ and _____ need to be matched.
5. A capacitor of 100 fF has dimensions of $10\ \mu\text{m} \times 10\ \mu\text{m}$. A 200 fF capacitor matched to the previous capacitor will be of dimensions _____ \times _____.
6. If an opamp designed with an input differential pair of size $10\ \mu\text{m} \times 1\ \mu\text{m}$ shows an input offset voltage of 5 mV, the expected input offset voltage of an opamp with an input differential pair of size $20\ \mu\text{m} \times 2\ \mu\text{m}$ is _____.
7. To minimize the effect of a linear oxide gradient, the most commonly used layout technique is _____ layout.
8. The unit for root mean squared noise voltage per unit frequency is _____.
9. Common mode feedback is mandatory for any opamp design. (True / False)
10. Common mode feedback is needed only when we intend to place the opamp in a closed loop configuration. (True / False)
11. A feedback loop senses the current at the output and feeds back a voltage. The units for gain of the forward block are _____, and the units for gain of the feedback block are _____. The output impedance of the closed loop system will _____ by a factor of $(1+\text{loopgain})$, and the input impedance of the closed loop system will _____ by a factor of $(1+\text{loopgain})$.
12. The two halves of a fully differential circuit are excited by the same input signal. The currents through the wires connecting the two half circuits to each other will have components only at _____ and the _____ harmonic frequencies, and the voltages on those wires will have components only at _____ and the _____ harmonic frequencies.

(60 marks)

$$I_D = \mu C_{ox}/2 \cdot W/L \cdot (V_{GS} - V_T)^2 \cdot (1 + \lambda V_{DS})$$

The circuit diagram shows a two-stage CMOS operational amplifier. The first stage consists of a differential pair of NMOS transistors M1 and M2, biased by PMOS current sources M3 and M4. A tail resistor R is connected to the common source of M1 and M2. The second stage is a common-source amplifier using NMOS transistor M5, biased by a PMOS current source M6. A load capacitor C_L is connected between the output of M5 and ground. The input signal v_i is applied to the gate of M2, and the output voltage v_o is taken from the drain of M5.

- 2