Electrical Deportment MARKS = 35 EE L 329 TIME = 2 W Date: 30/4/08 Realize F = AB+AC+ ACD using a Q1. static complimentary cmos gate. Find The (W) ratio of the NMOS and PMOS (2+2+2=6) transistors. 7 5 M1 @ Write down The Boolean expression for F D How can The evaluation phase of F can be speeded up by rearranging transistors?
No transistors should be added or dulited or no size 1 @ What is the purpose of teansister MI? Can you achieve This by anotherway without loading \$ ? stage buffer is to drive a metal wire of length 1 cm. The first inventors input capacitance Ci = 10 ft and bropage - ation delay tpo = 175 psec when loaded with an identical gate. The width of the motest layer is 2000 in the motest layer is 2000 in the contractors. metal layer is 3.6 mm. The sheet resistance

