

# EEL 4768

## Computer Architecture

---

Single-Cycle Datapath

# Outline

---

- Review of Instruction Formats
- Building a Single-Cycle Datapath
  - Control Signals and Multiplexers
  - Main Control vs. ALU Control
- Paths for Each Instruction Type
- Clock Signal

# Single Cycle Datapath

---

- The single-cycle datapath:

- Simple implementation
- Each instruction takes one clock cycle to execute
- Clock-Per-Instruction measure is: **CPI = 1**

- CPU performance:

**Execution Time = Instruction Count \* CPI \* Clock Cycle Time**

**Execution Time = Instruction Count \* Clock Cycle Time**

- Pro: Simplicity of implementation
- Con: Not very fast, no parallelism

# A Single-Cycle Implementation

---

- We will work with a subset of the MIPS instructions:

Type	Instruction	Syntax
Arithmetic	add	add    \$t0, \$t1, \$t2
	sub	sub    \$t0, \$t1, \$t2
	slt (set-on-less-than)	slt    \$t0, \$t1, \$t2    # t0=1 if t1<t2; else t0=0
Logic	and	and    \$t0, \$t1, \$t2
	or	or    \$t0, \$t1, \$t2
Data Transfer	lw (load word)	lw    \$t0, 12(\$t1)
	sw (store word)	sw    \$t0, 40(\$t1)
Decision	beq (branch-on-equal)	beq    \$t0, \$t1, Label
	j (jump)	j    Label

# Review of Instruction Format: R-type

---

- This format is used by these instructions: add, sub, and, or, slt

op	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

- What will the CPU do?
  - Reads 'rs' and 'rt'
  - Inspect 'opcode' and 'funct' to determine the operation (in table below)
  - Perform the operation and save the result in 'rd'

	add	sub	and	or	slt
op field	0	0	0	0	0
funct field	32	34	36	37	42

# Review of Instruction Format: I-type

---

- This format is used for Load Word (lw) and Store Word (sw)
  - 'lw' opcode=35 and 'sw' opcode=43

op	rs	rt	constant or address
6 bits	5 bits	5 bits	16 bits

- What will the CPU do with this instruction?
  - Computes the address as:  
**Address = rs + (constant field sign-extended)**
  - For 'lw', reads from the address and saves into 'rt'
  - For 'sw', saves the data at 'rt' at the computed address

# Review of Instruction Format: I-type

- Branch-on-equal (beq) uses the I-Type format below

op	rs	rt	constant or address
6 bits	5 bits	5 bits	16 bits

- What does the CPU do for 'beq'?
  - Read and compare the registers 'rs' and 'rt'
  - Compute the branch address as:

$$\text{Address} = \text{PC} + 4 + \text{shiftedLeft2}[\text{sign-extended}(\text{constant})]$$

- If the two registers are equal, the PC becomes the branch address

$$\text{PC} = \text{Address}$$

# Review of Instruction Format: J-type

- This is the format of the jump ('j') instruction

<b>op</b> (6 bits)	<b>address</b> (26 bits)
--------------------	--------------------------

j instruction

- What does the CPU do for 'j'?
  - The jump is taken unconditionally
  - PC is set to the jump address:

`PC = [leftmost 4 bits of PC+4] [26 bits field in 'j' instruction] [00]`



# Instruction Fields Index

- Each instruction field is designated by its bit positions  
E.g.:  $i[31-26]$  designates the leftmost 6 bits of the instruction (the opcode)


$i[31-26]$	$i[25-21]$	$i[20-16]$	$i[15-11]$	$i[10-6]$	$i[5-0]$
op	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

$i[31-26]$	$i[25-21]$	$i[20-16]$	$i[15-0]$
op	rs	rt	constant or address
6 bits	5 bits	5 bits	16 bits

$i[31-26]$	$i[25-0]$
<b>op</b> (6 bits)	<b>address</b> (26 bits)


# Instruction Fetch

- Now, we will start to build the datapath



## Building the Datapath

- We will keep adding more components



add t0, s1, s2

s1

s2

t0

# R-Type Instruction

op	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

The result from the ALU is  
written to register t0


The values in rs and rt are  
here, and given to ALU

The result  $s1+s2$   
is sent to the register

rd field (5 bits)  
Register t0

rs field (5 bits)  
Register s1

rt field (5 bits)  
Register s2




lw t0, (64)s1      s1      t0      0100 0000 (64)

# Load Word Instruction

op	rs	rt	constant or address
6 bits	5 bits	5 bits	16 bits


The word from memory is written to register t0



sw t0, (8)s1      s1      t0      0000 1000 (8)

# Store Word Instruction

op	rs	rt	constant or address
6 bits	5 bits	5 bits	16 bits



s1 is the base address

The result s1+8 becomes the address going to the memory

rs field (5 bits) is register s1  
rt field (5 bits) is register t0

16-bit number in instruction; equal to 8

This is the word in t0.  
We write it to the memory.

beq s0, s1, Loop


s0

s1


address offset

# Branch Instruction

op	rs	rt	constant or address
6 bits	5 bits	5 bits	16 bits




# Need for Control Signals & Multiplexers



The multiplexers will be switched by control signals, which are to be set based on the bits from the instruction.




# Adding Control & Multiplexers (MUXes)



The control signals of the components and the multiplexers are generated by the 'control unit'. It looks at the opcode of the instruction.

# Datapath with Control & MUXes


If the branch is taken:  
 $PC = PC + 4 + \text{Offset}$   
Otherwise:  $PC = PC + 4$




# Sign Extender and Shifter

---

- For 'lw' and 'sw' the memory address is:
- $\text{Address} = \text{rs} + (16\text{-bit field sign extended to 32 bits})$




- For 'beq', the branch address is:
- $\text{Address} = \text{PC} + 4 + (16\text{-bit field sign extended to 32 bits then shifted left by 2})$



# Adding Sign Extender and Shifter

In beq, the address offset is shifted left by two after the sign extension




Need a MUX here. In 'lw' and 'sw', the number is added to the base address


16-bit number from the instruction

# Control Signals

<i>RegWrite:</i>	Register Write
<i>ALUSrc:</i>	ALU Source
<i>ALU operation</i>	
<i>MemWrite:</i>	Memory Write
<i>MemRead:</i>	Memory Read
<i>MemtoReg:</i>	Memory to Register



# Datapath with Control Signals



# ALU Operations


---

- The ALU takes a 4-bit 'ALU Operation' field
- This 4-bit signal can designate 16 unique operations in the ALU

ALU control	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	set-on-less-than
1100	NOR


---

The ALU control unit takes the 2-bit ALUOp signal and the 6-bit FUNC field and generates the 4-bit signal to the ALU





# ALU Control



## Main Control Unit


- Takes the opcode
- ALUOp=00 is for Addition (used for "lw", "sw")
- ALUOp=01 is for Subtraction (used for "beq")
- ALUOp=10 is for R-type (we need the FUNC field to decide the operation)

## ALU Control Unit


- Takes ALUOp and FUNC field
- ALUOp=00, do addition (output code: 0010)
- ALUOp=01, do subtraction (output code: 0110)
- ALUOp=10, look at FUNC field to decide

Our instructions: add, sub, and, or, slt, lw, sw, beq, j

# ALU Control



# Benefit of Two Levels of Control



- If we add a new R-type instruction to the datapath
  - No change is needed in the main control
  - The main control unit will give out '10' (this corresponds for R-type)
  - In this case the ALU control looks at the FUNC field
  - The new R-type instruction is assigned a unique FUNC value

# Main Control Unit

## Truth table

Input or output	Signal name	R-format	lw	sw	beq
Inputs	Op5	0	1	1	0
	Op4	0	0	0	0
	Op3	0	0	1	0
	Op2	0	0	0	1
	Op1	0	1	1	0
	Op0	0	1	1	0
Outputs	RegDst	1	0	X	X
	ALUSrc	0	1	1	0
	MemtoReg	0	1	X	X
	RegWrite	1	1	0	0
	MemRead	0	1	0	0
	MemWrite	0	0	1	0
	Branch	0	0	0	1
	ALUOp1	1	0	0	0
	ALUOp0	0	0	0	1

# Where to Write?: Destination Register

R-type	0	rs	rt	rd	shamt	funct
--------	---	----	----	----	-------	-------

20:16

15:11

Load/ Store	35 or 43	rs	rt	address
----------------	----------	----	----	---------

20:16

Branch	4	rs	rt	address
--------	---	----	----	---------

always  
read


read  
from or  
write to

Write for load  
word (lw)


write for  
R-type

- In R-type, we read 'rs' and 'rt' and write to 'rd'
- In load word (lw), we read 'rs' and write to 'rt'
- In store word (sw), we read 'rs' and 'rt'


# Datapath with Destination Control



# Datapath with Control




## Path for R-Type







# Path for Load Word



# Path for Store Word




## Branch (beq)




# Control Signal Values

	R-type	lw	sw	beq
RegDst	1	0	X	X
ALUSrc	0	1	1	0
MemtoReg	0	1	X	X
RegWrite	1	1	0	0
MemRead	0	1	0	0
MemWrite	0	0	1	0
Branch	0	0	0	1



# Supporting the Jump Instruction

- The datapath we have doesn't support the 'j' instruction yet
- The jump address is computed as shown below
- We'll add this mechanism in the datapath




# Supporting the Jump Instruction

The 26-bit field from the jump instruction is shifted left by 2 bits

We add a new MUX. We could have made the other MUX a 4-to-1, but we would have to change the other control signals.


Take leftmost 4 bits from PC+4 at adder output



Jump: 1 only for the jump instruction

The clock signal is connected to the PC register, the register file and the data memory.


## Clock in the Datapath



# PC Register

---


- We'll use the positive edge of the clock
- The PC register is updated at the positive edge of the clock
- When the PC is updated a new instruction is read from the memory






# Register File

- The 'read' operation is not synchronized with the clock
  - When we set the two 5-bit read addresses, the two register values appear at the output immediately (not sync'd with the clock)
- The 'write' operation is synchronized with the clock
  - We set the 5-bit write address and the 32-bit data
  - The data is written in the register at the positive edge of the clock (on condition that RegWrite=1)




# Data Memory

- The 'read' operation is not synchronized with the clock
  - Once we set the address, the data shows at the output, after the memory's delay (provided MemRead=1)
- The 'write' operation is synchronized with the clock
  - We set the 32-bit address and the data, the data is written in the memory at the positive edge of the clock (provided MemWrite=1)




# Writing and Reading the Same Register

- The 'add' instruction writes to \$t0 at the positive edge between cycle 1 and cycle 2
- The 'sub' instruction starts reading \$t0 at the same positive edge
- Does this lead to a racing condition?
- Usually in logic circuit, we shouldn't read and write a data at the same time



# Writing and Reading the Same Register

- Register \$t0 is written at the end of clock cycle 1
- When clock cycle 2 starts, the value of \$t0 takes some time to become stable and correct (but after some delay, it will be correct)
- From that point, there should be enough time for the 'sub' instruction to evaluate successfully before the next positive edge arrives



# Clock Cycle Time

---

- At any point in time, there is one instruction in the CPU
- The instruction will finish execution in 1 clock cycle
- The instructions we're supporting are:
  - add, sub, and, or, slt, lw, sw, beq, j
- The clock cycle length must be at least the duration of the longest instruction
- The “load word” (lw) takes the longest time:
  - Read instruction
  - Read register
  - Add 16-bit address offset to register
  - Read from memory
  - Write back to registers

# Clock Cycle Time

- What is the time required by every instruction type?

Instruction class	Instruction memory	Register read	ALU operation	Data memory	Register write	Total
R-type	200	50	100		50	400 ps
Load word	200	50	100	200	50	600 ps
Store word	200	50	100	200		550 ps
Branch	200	50	100			350 ps
Jump	200					200 ps

- The clock cycle time is equal to the maximum time among all the instructions
- In this example, it's 600 ps  $\rightarrow F = 1.66 \text{ GHz}$

1 ps (picosecond) =  $10^{-12}$  second

# Clock Cycle Time

- How much time are we actually wasting?

Instruction class	Instruction memory	Register read	ALU operation	Data memory	Register write	Total
R-type	200	50	100		50	400 ps
Load word	200	50	100	200	50	600 ps
Store word	200	50	100	200		550 ps
Branch	200	50	100			350 ps
Jump	200					200 ps

- Depends on the instruction mix
- If we're doing 'load' instructions only, we're not wasting any time since it needs the 600 ps
- However, if we're doing and R-type, we're wasting 200 ps since the instruction needs 400ps but we're giving 600 ps

# Instruction Mix

Load:	25%
Store:	10%
R-type:	45%
Branch:	15%
Jump:	5%

- Let's consider this instruction mix
- Hypothetically, if we're able to give each instruction only the duration of time it needs, the average time of an instruction is:

$$\begin{aligned}\text{Time}_{\text{needed}} &= (0.25 \cdot 600) + (0.1 \cdot 550) + (0.45 \cdot 400) + (0.15 \cdot 350) + (0.05 \cdot 200) \\ &= 447.5 \text{ ps}\end{aligned}$$

- However, with the single-cycle implementation that we have, each instruction takes: 600 ps
- Therefore, we can potentially speed the CPU by a factor of:  
$$600 / 447.5 = 1.34 \text{ times}$$




# Clock Cycle Time

---

- A typical practice in computer design is to have a constant clock duration
- Pro:
  - Simple hardware design
  - Would have to decode the instruction (determine its clock duration) before allowing it into the datapath
- Con:
  - Waste of CPU time
- What to do?

# Readings

---



- H&P COD
  - Chapter 4