

MIPS64 Reference

Load/store instructions

LD, LW, LH, LB	LWU, LHU, LBU	SD, SW, SH, SB	<i>integer</i>
L.S, L.D,	S.S, S.D	L.L.S, L.I.D	<i>floating-point</i>

Arithmetic & logical

DADD, DADDI, DADDU, DADDIU	DSUB, DSUBU	DMUL, DMULU	DDIV, DDIVU	<i>64-bit</i>
ADD, ADDI, ADDU, ADDIU	SUB, SUBU	MUL, MULU	DIV, DIVU	<i>32-bit</i>
SLT, SLTI, SLTU, SLTIU				<i>32-bit & 64-bit</i>
AND, OR, NOR, XOR	ANDI, ORI, XORI			<i>32-bit & 64-bit</i>

Shift & rotate

DSLL, DSLL32, DSLLV	DSRL, DSRL32, DSRLV	DSRA, DSRA32, DSRAV	DROTR, DROTR32, DROTRV	<i>64-bit</i>
SLL, SLLV	SRL, SRLV	SRA, SRAV	ROTR, ROTRV	<i>32-bit</i>

Branch & jump

BEQ, BNE, BLT, BLE, BGT, BGE	<i>compare integer registers</i>
J, JAL, JALR	

Load a 64-bit immediate

LUI, AUI, DAHI, DATI

Floating-Point Compare & Branch

C.EQ.S, C.NE.S, C.LT.S, C.LE.S, C.GT.S, C.GE.S	<i>floating-point registers (32-bit)</i>
C.EQ.D, C.NE.D, C.LT.D, C.LE.D, C.GT.D, C.GE.D	<i>floating-point registers (64-bit)</i>
BC1T, BC1F	

Move operations between GPRs and FPRs

DMTC1, DMFC1	<i>64-bit</i>
MTC1, MFC1	<i>32-bit</i>

Integer/Floating-Point conversion (W: 32-bit int) (L: 64-bit int) (S: 32-bit FP) (D: 64-bit FP)

CVT.D.S, CVT.D.W, CVT.D.L	CVT.S.D, CVT.S.W, CVT.S.L
CVT.L.S, CVT.L.D	CVT.W.S, CVT.W.D

Floating-point operations

ADD.S, ADD.D, ADD.PS	SUB.S, SUB.D, SUB.PS
MUL.S, MUL.D, MUL.PS	DIV.S, DIV.D, DIV.PS
MOV.S, MOV.D, MOV.PS	

Pair of Singles (PS) operations

CVT.PS.S F0, F1, F2		// Merge two SPs into one PS
PLL.PS F0, F1, F2	PLU.PS F0, F1, F2	// Merge two SP into one PS
PUL.PS F0, F1, F2	PUU.PS F0, F1, F2	// Merge two SP into one PS
CVT.S.PL F0, F1	CVT.S.PU F0, F1	// Extract a SP from a PS