EEL 4768 Computer Architecture

Single-Cycle Datapath

Outline

Exercises


Exercise 1: Add sll

- Modify the single-cycle datapath to add the Shift Left Logical (sll) instruction
- The 'sll' instruction uses the R-type format
- Example: sll \$t0, \$t1, 2 # shift \$t1 by 2 bits → \$t0

000000	00000	\$t1	\$t0	2	000000
ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

Exercise 1: Add sll (cont'd)

We could add a shifter circuit... but it's better to use the ALU




The data to shift, in 'rt' will be at the 2nd input of the ALU.

Let's give the shift amount at the 1st input of the ALU, by adding a multiplexer.

Exercise 1: Add sll

RegDst=1, Branch=0, MemRead=0, MemtoReg=0, ALUOp=10 (R-type), MemWrite=0, ALUSrc=0 (1st operand), RegWrite=1, sll=1



The control signal sees the opcode=0. It's an R-type and puts 10 (binary) on ALUOp.

The ALU control gets ALUOp=10, looks at FUNCT fields and sees 0. It recognizes the sll instruction. It sets the 4-bit field to the code of sll.

Exercise 1: Add sll

- We add a 'shift left' operation in the ALU and we give it a unique 4-bit code
- Remember, in the ALU, the 1st input is the shift amount, the second input is the data

ALU control	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	set-on-less-than
1100	NOR
????	Shift Left

Exercise 2: Add bne


 Modify the single-cycle datapath to support the branch-onnot-equal (BNE) instruction

 BNE instruction has the same format as the BEQ instruction except that it has a different opcode

ор	rs	rt	constant or address
6 bits	5 bits	5 bits	16 bits

Exercise 2: Add bne

- * We add a control signal, 'bne', that's equal to 1 only for the BNE instruction.
- * The control unit recognizes the opcode of 'BNE' and generates bne=1
- * We need to add more logic at the selector of the multiplexer that chooses the next PC



Exercise 3: Add jal

Modify the single-cycle datapath so it implements the "jump-and-link" (jal) instruction. The "jal" instruction saves the PC+4 value in the return address (\$ra) register.

```
Example of using "jal"
                $a0, $s1, $s2
96:
        addi
                                # This is an argument to the procedure
100: addi
                $a1, $s3, $s4
                                # This is an argument to the procedure
                                # Jump to FindMax. Saves 108 in $ra
104:
      ial
                FindMax
                $v0, 0($t7)
                                # Print the returned answer
108:
      SW
        FindMax:
400:
        slt $t0, $a0, $a1  # (if a0 < a1, t0 = 1), (if a0 > = a1, t0 = 0)
        beq $t0, $zero, Returna0
404:
408:
       add
                $v0, $zero, $a1
412:
                End
                        add $v0, $zero, $a0
416:
       Returna0:
        End:
420:
                $ra
                                # Go to address 108, at the "sw" instruction
        ir
```


It acts as a jump. The jump address is computed similar to a "j" instruction.

On top of that, it saves PC+4 in the return address register (\$ra).

```
jal target 3 target 6 26
```

```
...
104: jal FindMax # Jump to FindMax. Saves 108 in $ra
108: sw $v0, 0($t7) # Print the returned answer
...
```

We need the PC+4 value to be saved inside a register.



Original "Write Register" from


output of mux controlled by RegDst

A new line that wires PC+4 to the "Write Data" input of the register file.

Make sure "Write Register" field is set to the address of \$ra. Register \$ra is register number 31.


We add two MUXes:


"Write Register"




The main control unit generates an additional signal called "jal". This signal is equal to 1 only for the "jal" instruction.

The MIPS format of the "jal" instruction is shown below. It uses opcode=3, so the control unit recognizes it through this opcode.








Exercise 4: Add jr


Modify the single-cycle datapath so it implements the "jump-to-register" (jr) instruction. The "jr" jumps to the 32-bit address that's stored inside a register. Typically, it's used as "jr \$ra" to jump to the return address after finishing a procedure.

- •This is the format of the 'jr' instruction.
- •Note, it uses the opcode=0 (same as R-type)
- •So the main control can't distinguish it from R-type
- •The ALU control unit can identify 'jr' by looking for Opcode=0 and FUNC=8

jr rs	ОхО	rs	0	0x8
	6	5	16	5

We need to send the 32-bit data from the register to the PC. There's no path to do this, so we'll add a new line.





The main control unit sees Opcode=0 when there's a 'jr' instruction, and cannot distinguish between the 'jr' instruction and other R-type instructions. Accordingly, it sets the control signals as follows:

RegWrite=1 # This can be a problem because 'jr' is not supposed to modify a register. However, the 'rd' field is '00000' (due to the 16-bit zero field), therefore, attempting to write to the \$zero register will not result in writing.

RegDst=1 # This sends 'rd' field to 'Write data' in the register, but no writing will happen since rd is the \$zero register.

Branch=0 # That's ok for 'jr'

MemRead=0 # That's ok for 'jr'


MemWrite=0 # That's ok for 'jr'

ALUOp=10 # That's ok for 'jr'

ALUSrc=0 # That's ok for 'jr'

So, even if the control signals are set for an R-type, they're still okay for the 'jr' instruction.

jr rs	ОхО	rs	0	8x0
	6	5	16	5



Exercise 5: Add swi

Modify the single-cycle datapath to implement a new instruction called 'store-word-and-increment' (swi). It has the same format as 'sw' but uses a different opcode. It stores a register in the memory and it increments the base register by 4.

opcode	rs	rt	Offset
6	5	5	16


Example of use:


```
swi $t0, 0($s0) # Store register $t0 at address ($s0+0) # Also increments $s0 by 4
```

To store \$t0, \$t1, \$t2 in an array with the base in \$s0.


```
add $t7, $s0, $zero # Copy $s0 into $t7
swi $t0, 0($t7) # $t7 is incremented by 4 automatically
swi $t1, 0($t7)
swi $t2, 0($t7)
```

We need a new adder.






- The datapath is set up to write to fields [20-16] or [15-11]
- However, with 'swi' we want to write to field [25-21]
- So we'll add a new line to do this
- Now we make 'RegDst' a 2-bit selector. It's equal to 2 for 'swi'



We added a new line from [25-21] to the register 'Write Data' input



More Exercises

- Modify the datapath to implement 'load word and increment' (lwi)
- Modify the datapath to implement an instruction that increments two registers by 4

inc \$t0, \$t1

- Modify the datapath to implement the 'load upper immediate' (lui) instruction
- This instruction stores (\$t0+4) into the memory at address \$t1
 swr4 \$t0, \$t1

More Exercises

 Move-if-zero instruction; if t2=0, then t0=t1; otherwise, no change

movz \$t0, \$t1, \$t2

Set the bit #20 in register \$t0

sbit \$t0, 20


Clear the bit #20 in register \$t0

cbit \$t0, 20

The absolute value of \$t0 is stored in \$t1

abs \$t1, \$t0

Readings



- H&P COD
 - Chapter 4

Draw the changes Μ Add u Х ALU Add result Shift left 2 RegDst Branch MemRead Instruction [31–26] MemtoReg Control ALUOp MemWrite **ALUSrc** RegWrite Instruction [25-21] Read Read register 1 PC Read address data 1 Instruction [20-16] Read Zero register 2 Instruction 0 ALU ALU [31-0] Read Read Address M Write 0 data result data 2 M Instruction M register Instruction [15-11] u memory Х X Write 0 data Registers Data Write memory data 16 32 Instruction [15-0] Sign ALU extend control

Instruction [5-0]

