#### <u>Function Call Example 5 — Recursion</u>:

- Functions can call themselves and/or other functions.
- Set up the stack in the same way as for the original function call
  - Not really any different from what we have been doing!
- Fibonacci sequence:

$$f(N) = \begin{bmatrix} 1, N = 1 \\ 1, N = 2 \\ f(N-1) + f(N-2), N \ge 3 \end{bmatrix}$$

• Need to check the two base cases:

```
# if N == 1, return 1
   addi $t0, $zero, 1
   bne $a0, $t0, N2
   addi $v0, $zero, 1
   j fibend

N2: # if N == 2, return 1
   addi $t0, $zero, 2
   bne $a0, $t0, N3
   addi $v0, $zero, 1
   j fibend

N3: # compute fibonacci(N-1) + fibonacci(N-2)
```

- Need to make two recursive calls:
  - Need to "remember" the value of \$a0 so we can restore it we have done this part before.
- Need to "remember" the results of the two recursive calls. Two ways to do this: caller's stack • Use a register for each — \$t1 and \$t2 in my example. stack Save them as "local" variables. fibonacci's \$fp \$a3 Using two registers: \$a2 fibonacci's stack \$a1 # compute \$t1 = fibonacci(N-1) N3: \$a0 \$a0, \$a0, -1 # compute N - 1 addi \$ra fibonacci jal \$t1, \$v0, \$zero # save result1 in \$t1 fibonacci's \$sp \$fp add # compute \$t2 = fibonacci(N-2) \$a0, 8(\$sp) caller's # save \$t1 on the stack first stack # grow stack temporarily fibonacci's \$fpaddiu \$sp, \$sp, -4fibonacci's stack \$t1, 0(\$sp) SW \$a2 addi \$a0, \$a0, -2 # compute N - 2 **\$a1** fibonacci jal \$a0 add \$t2, \$v0, \$zero # save result2 in \$t2 \$ra # get \$t1 off the stack and shrink the stack \$fp 1w \$t1, 0(\$sp) fibonacci's \$sp addiu \$sp, \$sp, 4

• The code for fibonacci using registers:

```
fibonacci:
```

```
# Prologue: set up stack and frame pointers for fibonacci
       # Standard 24-byte stack
               $sp, $sp, -24
                               # allocate stack space -- default of 24 here
       addiu
               $fp, 0($sp)
                               # save caller's frame pointer
       SW
               $ra, 4($sp)
                               # save return address
       SW
               $a0, 8($sp)
                             # save parameter value
       SW
       addi
               $fp, $sp, 20
                               # setup fibonacci's frame pointer
       # if N == 1, return 1
               $t0, $zero, 1
       addi
               $a0, $t0, N2
       bne
               $v0, $zero, 1
       addi
       j
               fibend
       # if N == 2, return 1
N2:
       addi $t0, $zero, 2
       bne $a0, $t0, N3
               $v0, $zero, 1
       addi
       j
               fibend
```


• The code for fibonacci using registers (continued):

```
# compute $t1 = fibonacci(N-1)
N3:
               $a0, $a0, -1
                               # compute N - 1
       addi
       jal fibonacci
               $t1, $v0, $zero # save result1 in $t1
       add
       # compute $t2 = fibonacci(N-2)
               $a0, -12($fp)
       1w
       # save $t1 on the stack first
       # grow stack temporarily
               $sp, $sp, -4
       addiu
               $t1, 0($sp)
       SW
       addi
               $a0, $a0, -2
                               # compute N - 2
       jal fibonacci
               $t2, $v0, $zero # save result2 in $t2
       add
       # get $t1 off the stack and shrink the stack
               $t1, 0($sp)
       lw
       addiu
               $sp, $sp, 4
               $v0, $t1, $t2
                                # compute answer = result1 + result2
       add
fibend: # Function epiloque: restore stack & frame pointers and return
                                # restore original value of $a0 for caller
       lw
               $a0, 8($sp)
                                # get return address from stack
       1w
               $ra, 4($sp)
       1w
               $fp, 0($sp)
                                # restore the caller's frame pointer
               $sp, $sp, 24
                               # restore the caller's stack pointer
       addiu
```

caller's stack caller's The code for fibonacci using registers (continued): stack # compute \$t1 = fibonacci(N-1) N3: \$a0, \$a0, -1 # compute N - 1 addi fibonacci's \$fp-\$a3\ jal fibonacci fibonacci's stack \$a2 \$t1, \$v0, \$zero # save result1 in \$t1 add fib(9) + fib(8) $\$a0 \pm 10$ # compute \$t2 = fibonacci(N-2) \$ra\ \$a0, -12(\$fp)# save \$t1 on the stack first fibonacci's \$sp # grow stack temporarily fibonacci's \$fp \$a2 sp, sp, -4addiu \$a1 \$t1, 0(\$sp) SW \$a0 = 9addi \$a0, \$a0, -2 # compute N - 2 Sra jal fibonacci \$t2, \$v0, \$zero # save result2 in \$t2 fibonacci's \$sp add # get \$t1 off the stack and shrink the stack fibonacci's \$fp \$a2 \$t1, 0(\$sp) lw \$a1 addiu \$sp, \$sp, 4 \$a0 = 8**Sra** \$v0, \$t1, \$t2 # compute answer = result1 + result2 add fibonacci's \$spfibend: # Function epiloque: restore stack & frame pointers and return # restore original value of \$a0 for caller 1w \$a0, 8(\$sp) 1w \$ra, 4(\$sp) # get return address from stack 1w\$fp, 0(\$sp) # restore the caller's frame pointer \$sp, \$sp, 24 # restore the caller's stack pointer addiu

- Using local variables:
  - Basic idea: Create enough space on the stack initially to hold locally-declared variables.
  - The C code would be:

```
int fibonacci( int N ) {
   int result1;
   int result2;
   /* test for base cases not shown here... */
   result1 = fibonacci( N - 1 );
   result2 = fibonacci( N - 2 );
   return result1 + result2;
} /* fibonacci */
```



- For "local" variables (result1 and result2 in this case), create space on the stack.
  - Add enough space to the stack size, 8 bytes in this case.
  - Add extra space, if needed, to meet double-word aligned requirement (not needed this time).
  - Order of locals on the stack entirely up to the programmer no convention for this.
    - No code in other functions will need to access this space.

• The code for fibonacci using local variables:

#### fibonacci:

```
# Prologue: set up stack and frame pointers for fibonacci
       # Need two local variables to hold the results of the two
       # recursive calls to fibonacci
       addiu
               $sp, $sp, -32
                               # allocate stack space -- need 32 here
               $fp, 8($sp)
                               # save caller's frame pointer
       SW
               $ra,12($sp)
                               # save return address
       SW
               $a0,16($sp) # save parameter value
       SW
               $fp, $sp, 28
                               # setup fibonacci's frame pointer
       addiu
       # if N == 1, return 1
               $t0, $zero, 1
       addi
               $a0, $t0, N2
       bne
               $v0, $zero, 1
       addi
               fibend
       j
       # if N == 2, return 1
N2:
       addi
               $t0, $zero, 2
               $a0, $t0, N3
       bne
               $v0, $zero, 1
       addi
               fibend
       j
```

• The code for fibonacci using local variables (continued):

```
# compute result1 = fibonacci(N-1)
N3:
                $a0, $a0, -1
                                 # compute N - 1
        addi
        jal
                fibonacci
                $v0, 4($sp)
        SW
                                 # save result1
        # compute result2 = fibonacci(N-2)
                $a0, 16($sp)
        lw
                $a0, $a0, -2
                                 # compute N - 2
        addi
                fibonacci
        jal
                                 # save result2
                $v0, 0($sp)
        SW
                                 # $t1 = result1
                $t1, 4($sp)
        lw
                $t2, 0($sp)
                                 # $t2 = result2
        lw
                $v0, $t1, $t2
                                 # compute answer = result1 + result2
        add
fibend:
        # Function epilogue: restore stack & frame pointers and return
                $a0,16($sp)
                                 # restore original value of $a0 for caller
        lw
                                 # get return address from stack
                $ra,12($sp)
        lw
                $fp, 8($sp)
                                 # restore the caller's frame pointer
        lw
                $sp, $sp, 32
                                 # restore the caller's stack pointer
        addiu
                                 # return to caller's code
        jr
                $ra
```

- Summary of choice between registers and local variables:
  - Using t registers (the registers choice):
    - Create space on the stack just before the next call to fibonacci.
    - Remove the space from the stack just after the next call to fibonacci.
  - Using local variables:
    - Creates space on the stack for the variables at the beginning (during the prologue) of the function.
    - Removes that space at the end (during the epilogue) of the function.
- These two example programs are available as:

```
fibonacci-register.s fibonacci-local.s
```

# **Memory Hierarchy**

Read: Sections 5.1 to 5.3 (4th edition).

- Users want:
  - Lots of fast (quick response) memory.
  - Low cost.
- Solution: Hybrid systems.
  - Memory hierarchy containing different types of memory.


#### **Memory Types**:

- Fast memory:
  - SRAM <u>static random access memory.</u>
  - Value stored on a pair of inverting gates; need 6 transistors per bit.
  - Value remains as long as power is supplied to the memory (hence *static*).
  - Fast: 0.5 to 2.5 ns (nanosecond) access time.
  - Expensive: \$2K \$5K per GigaByte (2008, fm page 453).

#### Memory Types (continued):

- Not so fast memory This is what computer manufacturers mean when they advertise memory in a computer.
- DRAM dynamic RAM.
- Value is stored in a capacitor (charged or not charged), 1 transistor per bit.
- Must be refreshed, "read" value about every 50 ms (milliseconds).
- Dense, many more bits on same size chip (compared to SRAM).
- Slow: 50 to 70 ns, 5 to 10 times slower than SRAM.
- Cheap: \$20 \$75 per GigaByte (2008, fm page 453); \$12 per GigaByte (purchase made in August 2013).
- DRAM variations:
  - SDRAM synchronous dynamic RAM.
    - Uses data input register and data output register to buffer data.
    - 3 clock cycles to get first word.
    - 1 clock cycle per word for successive words.
    - Processor does not have to take into account delay, clock does that for it.
  - DDR double data rate RAM.
    - Read (or write) a value on both the leading and trailing clock edges.

# **Memory Hierarchy:**



#### **Locality:**


- A principle that makes having a memory hierarchy a good idea.
- If an item is referenced:
  - <u>Temporal</u> locality: The item will tend to be referenced again soon.
  - <u>Spatial</u> locality: Nearby items will tend to be referenced soon.
- Why does code have locality?
- Why does data have locality?
- Our initial focus:
  - Two levels of memory: upper and lower.
  - Block: minimum unit of memory.
  - Hit: data requested is in the upper level of memory.
  - Miss: data requested is not in the upper level of memory.

#### <u>Cache — Upper Memory:</u>

- Closest memory to the CPU.
- Two issues:
  - How do we know if a data item is in the cache?
  - If it is in the cache, how do we find it?
- Our first example:
  - Block size is one word of data; 4 bytes.
  - "Direct Mapped"
    - For each block of data at the lower level, there is <u>exactly one</u> location in the cache where it might be.
    - E.g., lots of items at the lower level "share" one location in the upper level.

#### **Direct Mapped Cache:**


- Mapping: an address is modulo the number of blocks in the cache.
- E.g., an 8 block cache for a 32 block memory:



- Cache location taken from the 3 least significant bits of the memory address, since  $2^3 = 8$ .
- Cache size is always a power of 2 for this reason!

#### **Direct Mapped Cache** (continued):

• Another example: a 16-block cache for a 64 block memory:



- Here, we need 4 bits for the cache address take the 4 least significant bits of the address.
- For comparison: in the 8 block cache, the red memory locations mapped to the gray cache, and green to blue.


#### **Direct Mapped Cache** (continued):

• Issues:

CSc 252 — Computer Organization

How do we know which value from the lower memory is currently in the cache location?

- Store "tag" in the cache, using the upper part of the memory address (part that is not the cache address).
- How do we know if the value in the cache is a valid value?




 $0 \quad 0$ 


8 — Memory Hierarchy

#### **Direct Mapped Cache** (continued):

- MIPS Example:
  - Block size is one word, 4 bytes.
    - Need 2 bits for the Byte offset.
  - Cache contains 1,024 blocks.
    - Need 10 bits for the Index.
  - 32 bits 10 for Index 2 for Byte = 20 bits for the Tag.
- Issues:
  - How do we know which value from the lower memory is currently in the cache location?
    - Store the tag in the cache.
  - How do we know if the value in the cache is a valid value?
    - Valid bit in the cache.
- Cache width = 32 bits data + 20 bits Tag
  + 1 bit Valid = 53 bits.
- What kind of locality is this?



# <u>Direct Mapped Cache</u> (continued):



#### <u>Direct Mapped Cache</u> (continued):

- Calculations:
  - Block size is 4 words, 16 bytes.
    - 2 bits for the Byte offset.
    - 2 bits for the Word offset.
  - Cache contains 4,096 blocks (rows).
    - 12 bits for the Index.
  - 32 bits 12 bits for Index 2 bits for Word 2 bits for Byte = 16 bits for the Tag.
- Issues:
  - How do we know which value from the lower memory is currently in the cache location?
    - Store tag in the cache (same answer).
  - How we know if the value in the cache is a valid value?
    - Valid bit in the cache (same answer).
- Cache width = 4 \* (32 bits of data per word) + 16 bits Tag + 1 bit Valid = 145 bits.
- The block offset determines which word passes the multiplexor.

#### Hits vs. Misses:

- Read hits.
  - This is what we want!
- Read misses.
  - Stall the CPU.
  - Fetch block from memory.
  - Deliver block to the cache.
  - Restart the CPU.
- Write hits:
  - Can replace data in the cache and memory (*write-through*).
  - Write the data only into the cache (*write-back* the cache later).
- Write misses:
  - Read the entire block into the cache.
  - Then write the word into the cache.
  - Then, replace data in memory when writing to cache (write-through), or later (write-back).

#### **Split Cache**:

- Most systems use a *split* cache:
  - Usually for the Level 1 cache (the one closest to the CPU).
- Using one cache (instead of a split cache) allows the sharing of the cache resource:
  - The space in the cache can be applied to code or data, as needed for individual programs.
  - But:
    - Code tends to exhibit strong <u>temporal</u> locality.
      - And, also has spatial locality.
    - Data tends to exhibit strong <u>spatial</u> locality.
- Splitting the cache allows the data cache to have spatial locality.

#### **Associativity:**

- Can reduce the miss ratio of a cache by using associativity.
- Allows multiple locations in the cache where the contents of a particular memory location might reside.
- Can have 2-way, 3-way, 4-way, etc., associativity.
  - Note: 1-way set associative == direct mapped.
- Consider an array of integers where we want to process <u>every</u> other element.
  - Direct mapped cache can hold only 4 values from the array. Other 4 elements of the cache are unused.
  - 2-way set associative allows 8 elements of the array to be in the cache at once. All elements of the cache are utilized.
  - Decreases the miss ratio!

(direct mapped)										
Block	Tag	Data								
0										
1										
2										
3 4										
5 6										
6										
7										
-										

1-way set associative

Each memory location can map to only one spot in the cache.

	2-way set associative											
Set	Tag	Data	Tag	Data								
0												
1												
2												
3												

Each memory location can map to two possible spots in the cache.

### Associativity (continued):

• More possibilities:

4-way set associative

Set	Tag	Data	Tag	Data	Tag	Data	Tag	Data
0								
1								
2								
3								

Each memory location can map to four possible spots in the cache.


8-way set associative

	Tag	Data														
0																
1																
2																
3																

Each memory location can map to eight possible spots in the cache.

# <u>Associativity</u> (continued):

• An implementation of a 4-way set associative cache:




#### **Decreasing miss penalty**:

- Add a second level cache:
  - Often the primary cache is on the same chip as the processor.
  - Secondary (level-2) cache is off-chip.
- For dual-core (and multi-core) designs:
  - The primary (level-1) cache is with the core
    - 1 instruction memory cache per core.
    - 1 data memory cache per core.
  - The secondary (level-2) cache is on the chip and shared by all the cores.
  - There may (or may not) be a third (level-3) cache. This would be off the chip.

#### **Sun Example:**


- Sun UltraSPARC III CPU.
  - 32 byte (256 bit) dedicated data path for L2 cache.
  - 128 bit data path to System (memory, I/O, any remote CPUs)
    - Runs at 1/8 of the CPU's clock speed.
    - 2.4 GB/sec transfer rate.
  - Memory controller: up to 15 outstanding load/store requests, with out-of-order completion.
  - Cache tags for L2 on chip to support cache coherency and snooping.
  - System interface on each chip (not shown in diagram)
    - Connects to System interconnect.
      - Connects to I/O and other CPUs.
  - 29 million transistors.
  - 1368 pins



#### **Sun Example** (continued):

- Sun UltraSPARC IV: available February 2004
  - Two UltraSPARC III processor cores on a single chip.
  - 1369 pins (almost pin-compatible).
  - Each core has its own L1 Data and L1 Instruction cache.
  - L2 Cache not on the chip.
  - L2 Tags <u>are</u> on the chip; each core has its own copy.

Figure 1-1 Basic UltraSPARC IV Processor



#### **Sun Example** (continued):

- Sun UltraSPARC IV+: available Oct 2005.
  - Each core has L1 data and L1 instruction cache.
    - L1 instruction cache: 64 KB, 64-byte line size.
    - L1 data cache: 64 KB (same as before). Uses a "write-through" policy to maintain cache coherency.
  - Chip has on-board L2 Cache, both Tag and Data.
    - Shared by the two cores.
    - Reduced from 16 MB to 2MB.
    - One read or write request every 2 clock cycles.
    - Uses "copy-back" policy on writes.

• Taken from: <u>UltraSPARC IV+ Processor</u>, <u>User's Manual Supplement</u>, Version 1.0, October 2005.

