Analog and Digital galor. Croucio Mareiso, Damaslas Arthur J Physics.

#### Universal Gates:

\* Analog ckt: regers to a continuously changing variable.

\* Any adjacent part can be taken on the School Gre.

\* A sinuacidal input is the best example.

\* Digital cht : is a two-state operation ie. high on low.

\* Only specified points are taken on the local line.

\* A square wave (IIIIII) is the best input in it.

Gate:

Universal gates.

NOT fate, OR fate & AND fate (Basic fates)


\* Gales are the diffital clots having 1 on many inputs but only 1

output. \* Logic obts are designed by the combination of different gales in

different ways.

\* The logic data are named so as they stimulate the mental

or= A Touth Pable: Not NOT pate: Symbol: A Do hoßic clet: A:Vin:5V



#### Boolean Albebra

- \* De Morgen attempted to find a link between the deglic end the mathematics but failed.
- \* Croerese Boolean introduced the idea beth the legic and the math-
- \* Finally 8 hanon used the logic tele communication switching elet.

### NOT gate

A —  $V_{-}$  NOT A.

Acrosding to Boolean,  $Y_{-}$   $\overline{A}$   $= \overline{O} = 1$   $= \overline{1} = 0$ 

For A end B as inputs, Y= A OR B According to Boolean, Y= A+B

AND gete Y= A AND B A/c to Boolean, Y= A.B

# Boolean Equations

B (AHD) (AHD) (AHD) (AHD) (AHD) (AHD)

Double Inversion A=A = 0=0 Do. Morgan's Theorem + First theorem MOR gate (A+B) Y = A+B 0 Bubbled gate (A.B) Y = A. B Y= A. B MOR date is equivalent to a bubbled AND gate. & Sound Theorem MAND gak (A.B) A Y= A.B -Y= A.B Bubbled or fate Y= A+B Y= A+B

Downloaded from CGIT Tutor

MAND gate is equivalent to bubbled OR gate.

### Boolean Laws and Theoremy

1. Commutative Laws.

A+B=B+A

A-B = B- A

2 Associative Law.

A+ (B+() = (A+B)+(

A.BC = AB.C

3. Distributive Law

A(B+C) = AB+AC

A+BC = (A+B) (A+L)

4. A+0=A

A+1 :1

A+A=A

A+ A =1

= A

5. A+B = A.B

A.B = A+B


A.1 = A

A. O = 0


A.A = A

A. A-= 0


6 Absorption Theorem la deluga sa A+AB=A A+AB = A+B A. (A+B) = A A. (A+B) - A.B. \* Suality theorem a. OR -AND p. 0 0 +> T Universal Gates MAMID and MOR gates are segarded as the universal gates. These are so called as the basic gates (MOT, OR & AND) are derived form. MANIE gate: To get 1407 gate: A TE A = A A NOT gate To get AND gate: ) (AB). (AB) = AB
=> AND gate. To get OR gate: A CO Downloaded from CSIT Tutor




To gate NOT gate:



To gete ALOT OR gate:




To got AND gate:



\*> RTL logic gate.

\*> RTL sepers to a resistor transitor logic family of gates.

A well known RTL logic cht is outlined in the ligure.



NOR gate:

The RTI logic circuit for MOR gate has been outlined in the Sigure. The sesistor, transistors (depling constitutes the RTI (ogie) The NOR gate output can be proved with the help of a truth table:

#### First ontry:

A=0, B=0. when both entries are kept zero (i.e. grounded), those is no no Haye, drop across RB and hence no current is constituted thereby keeping the translators off. The supplied voltage across Rc appears now Su em output i.e. Y= 1.

Second entry.

H=0 , B=1

For A= O, the first translator Q, is no current remains off as

these is no current flow on the base. For B=1, there is bose current on the decond transister Q2, it becomes ON and the voltage drop across to goes to ground there by giving Y= 0

Third entry.

For B=0, Q2 remains off in the same way as in the ond entry.


For A=1, there is base current on the first transistor Q1, it becomes on and the voltage about about R2 goes to ground. Thereby giving 100

Both the translatore begin to conduct due to the flow of work and -

#### TTI NAND Gate:

\* Deduced by the Pexas company at around 1964.

\* Easier to we, cheap, a mall size & mordon coulding.



The TTL NAME Grate has been shown in the fig. The transistor Que is a multicomitted transistor having three emitters with inpuls

A, B& ( separately.

The functioning of the NAND gate can be described as in the following entries.

Let one of the inpuls is high (say A = + OV), the base emitter

junction of Qi is forward biased and the supply nottage euros Rc, goes to the ground & honce base collector junction becomes occuessed blaced. As a result, the second transfer as remains eff. Hence voltage drop across Res appears in the output yelding Thigh.

The same situation appears when any two of the inputs are grounded.

When all the inputs are Kept high, (A=B=(=+5V), the base enfitter junction is now reversed biased only the base collection function of as becomes forward biased. Thereby making as transfers on on.

Hence, noltage drop of the dupply across Re, goes to the ground yellding I output low ie., Y=0 and we write.


Y= ABC tremistor on ON.

Order memory circuit, here we focus and our flip flop cts. Memory Gravit i.e. 0 & 1. (eg ov & 5v).

It is called a memory ofcuring because the autput once saved set remain some unless comething is alone after it.

Hip-flops are of two types (here) @ Reset - set Japper (R8 Flip Flop) 00 Latch. ( Data Flipflup (on Deflipflup)

R8 Flip-Flop.



The Rs flip-flop ckt is shown in the fig. The memory fund of such a double to store information has been described with the help of the following entries:

Det 8=1, R=1. The case is fosbidden (Ambiguious). let 8=0, the output yell Q=1, Q=0 Here, Q=1 is the information sawed.


The information has been saved as a=1. To delete the data, we can't use (change) .

Now, to charginge the data sauced, we keep R=0.

This date has been reset that can't be altered.

To change the value to the new one, again, we use set functions. Hence, it wooks.

# The Data Flip-Flop (0 - Flip Flop)



The D-Flip Flop ckt using the NAND gate is shown in the figure. The last section is the latch studied earlier. Here, D is the information fed to the ckt of T is the controller that is the information fed to the ckt of the data fed. controls the response to the ckt on the data fed.

If T=1, there is data yellding in the output. If T=0, it can't do anything and the date remains in the previous stage.

Let D=1, T=1. The output Q=1, Q=0. Colescarge yourself!

The data fed has been somed in the output.

If T=0, it remains unchanged and stays in previous case. To change the data, Q=0, T=1 > Q=0; Q=1

If T=0, it remains in previous case.


#### Clock ciscuit


\_\_\_\_\_clockwave.

\* Clock circuits some used to run the computer existin digital.

\* Multivibrators are used to generate clock waves using the principle of negative feedback.

#### Astable multiliboator





The autable multiclibrator to generate a clock coause is allown in the fig: Though the two transistors Q and Q2 have the same parameters in the respect, there is some unbalance and one of the two becomes active first.

Let us have a teansletor is ON first alue to the full charge on C2. The O, proint now becomes vistual ground point and here point A1 is we wint the point O1. Hence, the TN junction of Q2 is soverse biased and remains OFF, with zero output, VC

At the same time, C1 is changed due to the potential drop at R1. and when it is fully changed, the output Ve, now becomes high Eventually, Q2 is forward biased; becomes ON end O2 is found to have in vistual ground. A2 hence is -ve w. x. to the point O2 and hence Q1 being reverse biased becomes off with point O2 and hence Q1 being reverse biased becomes off with zoro output in Ve. Again, C2 goes on changing by the wiltage drop at R2, becomes fully changed with Ve2 high eventually drop at R2, becomes fully changed with Ve2 high eventually Q1 becomes ON and similar process is carried out onward. Ally Q1 becomes ON and similar process is carried out onward.

Here, characting time \*,  $t_1 = 0.69 \text{ R,C.}$ and  $t_2 = 0.69 \text{ R_2C_2}$ 


.. Potal times, P= t,+to = 0.69 R1C1+ 0.69 R2C2

For R=R2=R, C=C2=C; T=1.38 R1

Hence,  $f = \frac{1}{\Gamma}$  is the above cycle.

Downloaded from CSIT Tutor

#### IC free Running Clock coauc:



let initially, point alar is checked at kept at zero potential i.e., Va=0v

The action of an inverter, a point b is at high potential

and thereby Va=Vo=Ov. The capacitor as shown in the first Now, by the action of inverter,

NP=ON & NP= 24.


It is because the capacitos dischargeds yellding high subject. Hence, the generation of the clockwave.


Pg-500 27.1. Make the appropriate taus truth tables to prove the following distribution law of boolean algebra. A(B+C)=AB+Ac. >201n, Touth table: (B+C) AB AC AB+A( A(B+c)


27.6 Analyze the circuit shown in Jig Determine the logic of function performed by the circuit by making justifying the appropriate touth table.

1110	Chball		
>	VA	Ve	Vo
	0	0	0
	. 0	1	0
	1	0	0
		7	7

AND gate







This touthtable also satisfies the & tougilogic gate for ANDgate a): The logic circuit perform the AND Junction.

67.	VA.	VB	Vo.
	0	0	1
	0	7	7
	7	0	1
	1	1.	1

=> Illone

# Silicon Puzification (Zone Refining):

\* Si is the fundamental basis for the microelectronics devices that is easily available in the nature.

+ 8:02, SiHU3 of 8:014 are the forms of differen.


\* Using chemical decompositions, one gets & from these compounds

. Y The & obtained honce has impurities concentrated as one atom.

\* The molten form of so obtained hence is solidified called ignal. An ignor is polycrystallize in nature and has crystals with different oxientations.

\* The semoual of the impurity present here is the mothod of zone selfining.

\* The final pure form is tormed as seed crystal.



of Nall colo in water. The solubility of impurity atoms has higher value.


The ignot is kept inside a cylendrical furnance in a coucible. The furnance is set up using the heating coil as shown in the fig. The molten state is dowly exerted out so that it begins to solidly leaving behind the impurity in the other end.

Inally use get pure form of solidified silicon by removing the molten part such part is tormed as seed crystal.

#### Crystal Growth:

Following are the methods:

1. Czoch ralski method:



The method is indicated in the figure. The aped crystal in in a form of er long thin rod is dipped inside a cruciable containing pure of molten solieun.

anticlockuse direction as shown

The emerging seed impostal becomes large in solidifying. The rate of rotation and Downloaded from CSIT Tutor

٢

9

III,

かかか

tos

011

(

it's upwards motion is determined using Hit & Trial method! 11) The Bridgman - Stockbarger method: The detailed description is outlined in the lig. The upper Jurnance is kept at - molton slightly above the temperature of the upper working o ignot melting point of the silicon white the -solidified lower furnance is kept slightly below the temperature of melting point of silian. The ignot now is kept in the oxu-Jurnance, it is in the molten state & on falling towards the laver furnance goes on solidifying from the conical tip fillowing the impurities about in the malton pure form in the shape of conical tip. (111) Floating-zone method: The description is outlined in the upper lig. The upper rod is supported with the upper supporter colde the war seed oxystal developed as a result of this technique is supported by the laws 3000 crystal The inactive assargement it made shalling in an inext gas an isonment. Hen- some ce, it somewas the difficulty of the Row er Suppost mixing up of 8? in the wait of ozucible as in the above two Downloaded from CSII

methods as the crudible is made up of 2002. The heating coil melts the midian way zone that goes on P. shifting downwards end solidifying in pure form.

The process is carried out for sometimes so that one for gets the pure seed eaught cryotal. The two rocks are below by the floating zone according to the principle of sturyage de tension Josce.

Vapour Phase Epitary. Healing coil All con water (Exhaust)

tig: Assengement for growing si layers on sillion wayers by optionial growth.

Sicly the > HU.

It is the emother type for the crystal growth needed for

the chip (I) production commercially.


An aprox of Louin-24 um of thickness can be deposited as silicon epitaxial layer an a substrate (wayer). The Si Po melted at around togic 1000°c to 1200°c using the healing coil es in alicated in the fig. The crapour is coated on the 82 wester and the unwanted material as exchaust is therown out (here HCI).

# Process of IC Brooketion:

Following are the methods generally employed dwing the menu-

They are epiterial growth, oxidetion, oxide removal, pattern definition dropping and interjunction connection.

#### 1. Oxidation



A definite thickness of the 800, layer is constructed at the top of the 80 substance. It is done by heating the substance at high tempositure (1000°c-1200°c) in presence of asygen as uspour. The formation of 1000°c depends upon time of heating, composition and of the constituent gases in the envisonment.

The main reason of 8:02 deposition is:


1. It arts as an open windows for the impurities on silicon.

11. It saves the P-N material from contamination.


11. It saves the P-N material from contamination.

11. It d'The dopant can't easily penetrate through 8:00 as compared to diffeen.


2. Photolithography (Photoresist):



(1) Expose of UV rays



M aclected photograph semound



88-substrate.

Wireday to dop-by washing photosesset.

Oboxidation

A thin layer of 60%

### @Pattern dyfnition

It is the process of locating the exact point on which doping of imputities is to be made. A technique of photolithography (or making) is done dot cluring the process. After Oxidation, exclayer of photoresist is deposited on it. It is clone by placing some abrops of photoresist chemicals on side layer and it is rotested in a high speed. After it, it is heated so that linearly it adheres permanently on dios as photoresist layer. Then desired place of doping is selected by masking as indicated in the fig. on exposing the W-radiation, the chemical pownloaded from CSIT Tutor

structure of the exposed and unexposed parts offer after separately, using some suitable chemicals, the photosostat under masterng is removed due to its apparate chemicals composition on uv-very. The 8°00 layer on the unexposed parts (masking). is now semou ad on treating it with HF solution finally, the remaining photosesset on the exposed parts (unwashed) is washed away.


The resulting from is ready for doping with impurition

Dopping:

It is the process of injecting the impurities (pentavalent or trivialent atoms) on the jabricated semiconductor after the pattern is oldlined.

It consists of a two methods;


The discon is heated around 1000°c. The atoms (a faw) impusites (P as B) to be injerted in the form of gas with most gas onlisonment is diffused into the allicon material. Duch impurities go and attach at the lattice sides and finally spread over the bulk of the silicon material. It is found at 1000°c for I how time, the impurities level Envienses by I lim thick non.





The case of gaseous impurities such as diborone (BoHo) and phosphorus trifluoride (PF3), into inext gas is not required.

1 Ion implantation:

The ions of the impurities are auderated over the silver material in the presence of high nottage.







The distribution of the impurities on di is not uniform and is traverian in nature. On repeating over several times, we find almost a thick the on the peak that indicates an approximate of uniformity on the Craussian distribution.

\* Since Pons are accelerated at high voltage, it contitues a current that can be controlled. It is the advantage over opylaryou.

\* Another advantage over diffusion to that it observe collapse the internal configuration of the silven apends

cess of annealing to sauce the officer.


# Electronic Component Comection in a Chip:

The ionised aluminium in a crucible is heated using coil as shown in the figure. The vapous from of the afumininium is creted to produce Allions metals connection on discoglites at planetary.

This enteried apparatus is enclosed in an evacuted chamber to awaid from the possible explanation of Do gas.

Crucible
All ions
To cracrem paid

### Electronic Component Dopping as a chip:



followings are the methods employed:

(1) An N-type epitablal layer is made on Silian substately (1) (11) Photolithography is made (coating of 870, deposition of photosesses, ov expose after maiting and opening of the windows) and fin-ally the pattern is obtained (fig. 1). Then the acceptor atom are

diffused on the pattern adected on the NI layer. It is the

p region.

(111) Again the technique of pholithrophy is made on the top
and finally a small pattern to dop aloner atoms is selected out. The along atoms are now diffused. It arts as M layer and acts as the emitter too the transistor. The Program and as the base and the initial N layer arts as the collector.

(1V) For the electronic component connection, agent the photology the agraphy is made and three windows on Nip 2 N rogs, III) thougraphy is made and three above already, the ions see exerted. Then as mentioned above already, the ions see aleminium vapous is deposited through the windows. 00 Hence, the transistor 1 suchtors 11) Resistor ce mode + resistor >N channel Reverse biased specific A shallow diffusion of p-type of mederials through


en M-channel is made. The resulting channel is reverse biased so that there is small current flow thereby forming

The resistance designed hence depends on the channel by its cooss · sectional area and it's doping concentration sinte dince the size of the Il itself is small, we can't do er high resistance value in the monner like this in such acti a topinistor in the (F mode is constructed) and the resistance is measured on the bases of base current flow.

(apaditos)

A capacitos consists of two metal plates eparated by an insultating medium.


Here, inside the chip, NI epi layer acts one metal baselge plate connected with the aluminium plate. The oxide layer (8:02) acts as the insultating medium and wide aluminium next layer on the top acts for the deund metal plate.



Fabrication of IL:

The deteriled description of the IC Fabrication method

is outlined in the fig



in allegant son you open a come

Water to the state of the state

Wall was an entry to so and

The state of the same of the s


CONTRACTOR DE CONTRACTOR

Electronic Consponent Compection in a Chip


of the property of the constitution of the con

पुर्व पूर्व उपकार्तिक पर १३ १६ १९ एक एक

endessed in an evacuted chamber is Crucible endessed in an evacuted chamber of some bisons of some from the possible emplants of some of combination of some o



Electronic Component Dopping as a chip. smoothing out how object of support (i) Transistor poror atoms Acceptor apus atoms.



M-type 81 rolling (1)

followings are the methods employed:

(1) An N-type epitazial layer is mede on silicon substrate (fig 0).

(11) Photolithography is made (coating of 870), deposition of photosexist, of fluxed on the pattern adected on the N layer. It is the

p region is to loss generals its loss room landeloss mon all (") Again the technique of pholithrophy is made on the top and finally a small pattorn to dop donor atoms is selected out. The donor atoms are now diffused. It acts as M layer and exts as the emitter for the transistor. The Pregion auto as the

base and the inchample and the collector.

(1V) For the electronic component connection, again the photo: thoysaphy is made and three windows on Nib & N 2000 are exeated. Then as mentioned above already, the for aluminium vapous is deposited through the windows. Hence, the transitor Diffusion of 1 suchtous 11) Resistor ce mode-tresistor > Wehanno Reverse biased \$ Religion A shallow diffusion of p-type of mederials through an Ni-channel is mede. The resulting channel is reverse biased so that there is small current flow thereby forming The resistance designed hence depends on the Channel length its cooss sectional area and it's doping concentration office Since the size of the De itself is small, we can't design

Downloaded from Children

a high resistence value in the manner like this in such a case a transistor in the 18 mode is constructed and the resistance is

measured on the bases of base current flows

Therefore,

Ne = (NeNh) 1/2 = 2 (211KT) 3/2 (m; \* mh\*) 3/4 e - Eg/261 (\*\*)

Hence, the result doesn't show the presence of Ex.

Evaluation of Fermi Energy Level (Ex) ingrand professor 16

The fermi energy is the elementration line that separates the filled and the unfilled energy states. The probability of the electron in it is 1/2.

To find the fermi energy, let us equate the eqn (\*) and (\*\*). use get,

$$= \frac{1}{10^{-\frac{100}{100}}} = \frac{10^{-\frac{100}{100}}}{\frac{100}{100}} = \frac{100^{-\frac{100}{100}}}{\frac{100}{100}} = \frac{100^{-\frac{100}{100}}}{\frac{100}} = \frac{100^{-\frac{100}{100}}}{\frac{100}}$$

$$\Rightarrow e^{E_F/kT} = \left(\frac{m_h^*}{m_e^*}\right)^{3/4} e^{\frac{E_g}{2kT}}$$

Taking, loge(ln) on both sides  $\frac{E_{P}}{KT} = \frac{3}{4} \ln \left( \frac{m_{h}^{*}}{m_{e}^{*}} \right) + \frac{E_{g}}{2KT}$ 

Downloaded from CSIT Tuto

At TYOK, and my me \* in intrinsic semiconductor,

At oxclinary temperature,


It is because ln x is a slowly navying function.

Extrinsit Demiconductor 11 10 3 3000 miles Boll Vill

#### N-type semicondudos

Pontavalent atoms out as phosphosus is plopped. The surproof extra fifth electron is lossely bound that require a little enough the required energy is found of their by Bohris hydrogen.

atom made by free electron model of quantum theory



re the necessary energy = e4m = 13.6eV

Downloaded from

0

84

in

P

(

0

81

11

cor

ac

or

At absolute OK temp exature, the energy lavel occupsed by such cled to he obtained from the donors electrons atoms is the donor energy lever (FD). It is 10-19 or below the bottom of the concluction band.

Hence a slight sise of temperature above the Ox temperature is sufficient to raise these electrons to the conduction band and hence invocase the conductifity of the N-type semicon ductors.

P-type semiconduction.

Trivalent atoms such as aluminium is deped. There is laule of a Single election to form the four covalent bonds with the semilconductivitying materials. These shortage of electron acts as a Strong centre of attraction for the hole and is regarded as the hole.

The hole hence allepts the electron from the nearby semil-conducting enton and hence the trivalent extens are regarded as the acceptor atoms At absolute OK temperature the energy level occupied by such estoms (or electrons) is called the acceptor energy level, En.

 	+-	EA