# GigaDevice Semiconductor Inc.

# GD32C103xx Arm® Cortex®-M4 32-bit MCU

**Datasheet** 



# **Table of Contents**

Та	ble o	of Contents	1
Lis	st of	Figures	4
Lis	st of	Tables	5
1.	Gei	neral description	7
2.	Dev	/ice overview	8
2	2.1.	Device information	8
2	2.2.	Block diagram	
1	2.3.	Pinouts and pin assignment	
	2.4.	Memory map	
	2.5.	Clock tree	
4	<b>2.6.</b> 2.6.	Pin definitions	
	2.6.2	·	
	2.6.3	·	
	2.6.4	·	
3.	Fur	nctional description	
	3.1.	Arm® Cortex®-M4 core	
	3.2.	On-chip memory	
	3.3.	Clock, reset and supply management	
	3.4.	Boot modes	
	3.5.	Power saving modes	
	3.6.	Analog to digital converter (ADC)	
	3.7.	Digital to analog converter (DAC)	
	3.8.	DMA	
	3.9.	General-purpose inputs/outputs (GPIOs)	
,	3.10.	Timers and PWM generation	
,	3.11.	Real time clock (RTC)	38
;	3.12.	Inter-integrated circuit (I2C)	38
;	3.13.	Serial peripheral interface (SPI)	38
,	3.14.	Universal synchronous asynchronous receiver transmitter (USART)	39



	3.15.	Inter-IC sound (I2S)	39
	3.16.	Universal serial bus full-speed interface (USBFS)	39
	3.17.	Controller area network (CAN)	40
	3.18.	External memory controller (EXMC)	40
	3.19.	Debug mode	40
	3.20.	Package and operation temperature	40
4	. Ele	ctrical characteristics	42
	4.1.	Absolute maximum ratings	42
	4.2.	Operating conditions characteristics	42
	4.3.	Power consumption	44
	4.4.	EMC characteristics	51
	4.5.	Power supply supervisor characteristics	52
	4.6.	Electrical sensitivity	52
	4.7.	External clock characteristics	54
	4.8.	Internal clock characteristics	56
	4.9.	PLL characteristics	57
	4.10.	Memory characteristics	58
	4.11.	NRST pin characteristics	58
	4.12.	GPIO characteristics	59
	4.13.	ADC characteristics	61
	4.14.	Temperature sensor characteristics	62
	4.15.	DAC characteristics	62
	4.16.	I2C characteristics	64
	4.17.	SPI characteristics	65
	4.18.	I2S characteristics	66
	4.19.	USART characteristics	68
	4.20.	CAN characteristics	68
	4.21.	USBFS characteristics	68
	4.22.	EXMC characteristics	69
	4.23.	TIMER characteristics	73
	4.24.	WDGT characteristics	73
	4.25.	Parameter conditions	74





5.	Pac	ckage information	75
5	5.1.	LQFP100 package outline dimensions	75
5	5.2.	LQFP64 package outline dimensions	77
5	5.3.	LQFP48 package outline dimensions	79
5	5.4.	QFN36 package outline dimensions	81
5	5.5.	Thermal characteristics	83
6.	Ord	dering information	85
7.	Re	vision history	86



# **List of Figures**

Figure 2-1.GD32C103xx block diagram	9
Figure 2-2. GD32C103Vx LQFP100 pinouts	10
Figure 2-3. GD32C103Rx LQFP64 pinouts	11
Figure 2-4. GD32C103Cx LQFP48 pinouts	11
Figure 2-5. GD32C103Tx QFN36 pinouts	12
Figure 2-6. GD32C103xx clock tree	16
Figure 4-1. Recommended power supply decoupling capacitors <sup>(1)(2)</sup>	42
Figure 4-2. Typical supply current consumption in Run mode	49
Figure 4-3. Typical supply current consumption in Sleep mode	49
Figure 4-4. Recommended external NRST pin circuit	59
Figure 4-5. I/O port AC characteristics definition	60
Figure 4-6. I2C bus timing diagram	65
Figure 4-7. SPI timing diagram - master mode	66
Figure 4-8. SPI timing diagram - slave mode	66
Figure 4-9. I2S timing diagram - master mode	67
Figure 4-10. I2S timing diagram - slave mode	68
Figure 4-11. USBFS timings: definition of data signal rise and fall time	69
Figure 5-1. LQFP100 package outline	75
Figure 5-2. LQFP100 recommended footprint	76
Figure 5-3. LQFP64 package outline	77
Figure 5-4. LQFP64 recommended footprint	78
Figure 5-5. LQFP48 package outline	79
Figure 5-6. LQFP48 recommended footprint	80
Figure 5-7. QFN36 package outline	81
Figure 5-8. QFN36 recommended footprint	82



# **List of Tables**

Table 2-1. GD32C103xx devices features and peripheral list	8
Table 2-2. GD32C103xx memory map	
Table 2-3. GD32C103Vx LQFP100 pin definitions	. 17
Table 2-4. GD32C103Rx LQFP64 pin definitions	. 23
Table 2-5. GD32C103Cx LQFP48 pin definitions	. 27
Table 2-6. GD32C103Tx LQFP36 pin definitions	. 30
Table 4-1. Absolute maximum ratings <sup>(1)(4)</sup>	. 42
Table 4-2. DC operating conditions	. 42
Table 4-3. Clock frequency <sup>(1)</sup>	
Table 4-4. Operating conditions at Power up/ Power down <sup>(1)</sup>	. 43
Table 4-5. Start-up timings of Operating conditions <sup>(1)(2)(3)</sup>	. 43
Table 4-6. Power saving mode wakeup timings characteristics <sup>(1)(2)</sup>	. 43
Table 4-7. Power consumption characteristics <sup>(2)(3)(4)(5)</sup>	. 44
Table 4-8. Peripheral current consumption characteristics <sup>(1)</sup>	. 49
Table 4-9. EMS characteristics <sup>(1)</sup>	
Table 4-10. EMI characteristics <sup>(1)</sup>	
Table 4-11. Power supply supervisor characteristics	
Table 4-12. ESD characteristics <sup>(1)</sup>	
Table 4-13. Static latch-up characteristics <sup>(1)</sup>	
Table 4-14. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics	
Table 4-15. High speed external clock characteristics (HXTAL in bypass mode)	. 54
Table 4-16. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics.	. 55
Table 4-17.Low speed external user clock characteristics (LXTAL in bypass mode)	
Table 4-18. High speed internal clock (IRC8M) characteristics	
Table 4-19. Low speed internal clock (IRC40K) characteristics	
Table 4-20. High speed internal clock (IRC48M) characteristics	
Table 4-21. PLL characteristics	
Table 4-22. PLL1/2 characteristics	
Table 4-23. Flash memory characteristics	
Table 4-24. NRST pin characteristics	
Table 4-25. I/O port DC characteristics <sup>(1)(3)</sup>	
Table 4-26. I/O port AC characteristics <sup>(1)(2)</sup>	
Table 4-27. ADC characteristics	
Table 4-28. ADC R <sub>AIN</sub> max for f <sub>ADC</sub> = 42 MHz	
Table 4-29. ADC dynamic accuracy at f <sub>ADC</sub> = 14 MHz <sup>(1)</sup>	
Table 4-30. ADC dynamic accuracy at f <sub>ADC</sub> = 42 MHz <sup>(1)</sup>	
Table 4-31. ADC static accuracy at f <sub>ADC</sub> = 42 MHz <sup>(1)</sup>	
Table 4-32. Temperature sensor characteristics <sup>(1)</sup>	
Table 4-33. DAC characteristics	
Table 4-34. I2C characteristics <sup>(1)(2)</sup>	. 64





Table 4-35. Standard SPI characteristics <sup>(1)</sup>	65
Table 4-36. I2S characteristics <sup>(1)(2)</sup>	66
Table 4-37. USART characteristics <sup>(1)</sup>	68
Table 4-38. USBFS start up time	68
Table 4-39. USBFS DC electrical characteristics	68
Table 4-40. USBFS electrical characteristics <sup>(1)</sup>	69
Table 4-41. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings(1)(2)(3)	69
Table 4-42. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings <sup>(1)(2)(3)</sup>	70
Table 4-43. Asynchronous multiplexed PSRAM/NOR read timings(1)(2)(3)	70
Table 4-44. Asynchronous multiplexed PSRAM/NOR write timings <sup>(1)(2)(3)</sup>	71
Table 4-45. Synchronous multiplexed PSRAM/NOR read timings <sup>(1)(2)(3)</sup>	71
Table 4-46. Synchronous multiplexed PSRAM write timings(1)(2)(3)	71
Table 4-47. Synchronous non-multiplexed PSRAM/NOR read timings <sup>(1)(2)(3)</sup>	72
Table 4-48. Synchronous non-multiplexed PSRAM write timings(1)(2)(3)	72
Table 4-49. TIMER characteristics <sup>(1)</sup>	73
Table 4-50. FWDGT min/max timeout period at 40 kHz (IRC40K) <sup>(1)</sup>	73
Table 4-51. WWDGT min-max timeout value at 60 MHz (f <sub>PCLK1</sub> ) <sup>(1)</sup>	73
Table 5-1. LQFP100 package dimensions	75
Table 5-2. LQFP64 package dimensions	77
Table 5-3. LQFP48 package dimensions	79
Table 5-4. QFN36 package dimensions	81
Table 5-5. Package thermal characteristics <sup>(1)</sup>	83
Table 6-1. Part ordering code for GD32C103xx devices	85
Table 7-1. Revision history	86



## 1. General description

The GD32C103xx device belongs to the connectivity line of GD32 MCU Family. It is a 32-bit general-purpose microcontroller based on the Arm® Cortex® M4 RISC core with best cost-performance ratio in terms of enhanced processing capacity, reduced power consumption and peripheral set. The Cortex®-M4 core features implements a full set of DSP instructions to address digital signal control markets that demand an efficient, easy-to-use blend of control and signal processing capabilities. It also provides powerful trace technology for enhanced application security and advanced debug support.

The GD32C103xx device incorporates the Arm® Cortex®-M4 32-bit processor core operating at 120 MHz frequency with Flash accesses to obtain maximum efficiency. It provides up to 128 KB on-chip Flash memory and 32 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer up to two 12-bit 3 MSPS ADCs, two 12-bit DACs, up to ten general 16-bit timers, two 16-bit PWM advanced timers, and two 16-bit basic timers, as well as standard and advanced communication interfaces: up to three SPIs, two I2Cs, three USARTs and two UARTs, two I2Ss, an USBFS and two CANs.

The device operates from 1.71 to 3.6 V power supply and available in -40 to +85 °C temperature range. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features make GD32C103xx devices suitable for a wide range of interconnection and advanced applications, especially in areas such as industrial control, motor drives, consumer and handheld equipment, human machine interface, security and alarm systems, POS, automotive navigation, IoT and so on.





## 2. Device overview

## 2.1. Device information


Table 2-1. GD32C103xx devices features and peripheral list

	2-1. GD32C103XX	GD32C103xx			
	Part Number	ТВ	СВ	RB	VB
	Flash (KB)	128	128	128	128
	SRAM (KB)	32	32	32	32
	General timer(16-	4	10	10	10
	bit)	(1-4)	(1-4,8-13)	(1-4,8-13)	(1-4,8-13)
	Advanced	1	1	2	2
	timer(16-bit)	(0)	(0)	(0,7)	(0,7)
Timers	SysTick	1	1	1	1
Ē	Basic timer(16-bit)	2	2	2	2
	Basic timer(16-bit)	(5,6)	(5,6)	(5,6)	(5,6)
	Watchdog	2	2	2	2
	RTC	1	1	1	1
	USART	2	3	3	3
		(0-1)	(0-2)	(0-2)	(0-2)
	UART	0	0	2	2
ť				(3-4)	(3-4)
Connectivity	I2C	1	2	2	2
nne		(0)	(0-1)	(0-1)	(0-1)
ဝိ	SPI/I2S	1/0	3/2	3/2	3/2
		(0/-)	(0-2)/(1-2)	(0-2)/(1-2)	(0-2)/(1-2)
	CAN	2xFD	2xFD	2xFD	2xFD
	USBFS	1	1	1	1
	GPIO	26	37	51	80
	EXMC	0	0	0	1
EXTI		16	16	16	16
ပ	Units	2	2	2	2
ADC	Channels	10	10	16	16
DAC		2	2	2	2
Package		QFN36	LQFP48	LQFP64	LQFP100



## 2.2. Block diagram

Figure 2-1.GD32C103xx block diagram





## 2.3. Pinouts and pin assignment

Figure 2-2. GD32C103Vx LQFP100 pinouts






Figure 2-3. GD32C103Rx LQFP64 pinouts




Figure 2-4. GD32C103Cx LQFP48 pinouts







Figure 2-5. GD32C103Tx QFN36 pinouts



## 2.4. Memory map


Table 2-2. GD32C103xx memory map

Pre-defined regions	Bus	Address	Peripherals
External device		0xA000 0000 - 0xA000 0FFF	EXMC - SWREG
		0x9000 0000 - 0x9FFF FFFF	Reserved
External RAM	AHB3	0x7000 0000 - 0x8FFF FFFF	Reserved
External RAIVI		0	EXMC -
		0x6000 0000 - 0x63FF FFFF	NOR/PSRAM/SRAM
		0x5000 0000 - 0x5003 FFFF	USBFS
	ripheral AHB1	0x4008 0000 - 0x4FFF FFFF	Reserved
		0x4004 0000 - 0x4007 FFFF	Reserved
		0x4002 BC00 - 0x4003 FFFF	Reserved
		0x4002 B000 - 0x4002 BBFF	Reserved
		0x4002 A000 - 0x4002 AFFF	Reserved
Peripheral		0x4002 8000 - 0x4002 9FFF	Reserved
		0x4002 6800 - 0x4002 7FFF	Reserved
		0x4002 6400 - 0x4002 67FF	Reserved
		0x4002 6000 - 0x4002 63FF	Reserved
		0x4002 5000 - 0x4002 5FFF	Reserved
		0x4002 4000 - 0x4002 4FFF	Reserved
		0x4002 3C00 - 0x4002 3FFF	Reserved





		02020.	OOXX Datastice
Pre-defined regions	Bus	Address	Peripherals
		0x4002 3800 - 0x4002 3BFF	Reserved
		0x4002 3400 - 0x4002 37FF	Reserved
		0x4002 3000 - 0x4002 33FF	CRC
		0x4002 2C00 - 0x4002 2FFF	Reserved
		0x4002 2800 - 0x4002 2BFF	Reserved
		0x4002 2400 - 0x4002 27FF	Reserved
		0x4002 2000 - 0x4002 23FF	FMC
		0x4002 1C00 - 0x4002 1FFF	Reserved
		0x4002 1800 - 0x4002 1BFF	Reserved
		0x4002 1400 - 0x4002 17FF	Reserved
		0x4002 1000 - 0x4002 13FF	RCU
		0x4002 0C00 - 0x4002 0FFF	Reserved
		0x4002 0800 - 0x4002 0BFF	Reserved
		0x4002 0400 - 0x4002 07FF	DMA1
		0x4002 0000 - 0x4002 03FF	DMA0
		0x4001 8400 - 0x4001 FFFF	Reserved
		0x4001 8000 - 0x4001 83FF	Reserved
		0x4001 7C00 - 0x4001 7FFF	Reserved
		0x4001 7800 - 0x4001 7BFF	Reserved
		0x4001 7400 - 0x4001 77FF	Reserved
		0x4001 7000 - 0x4001 73FF	Reserved
		0x4001 6C00 - 0x4001 6FFF	Reserved
		0x4001 6800 - 0x4001 6BFF	Reserved
		0x4001 5C00 - 0x4001 67FF	Reserved
		0x4001 5800 - 0x4001 5BFF	Reserved
		0x4001 5400 - 0x4001 57FF	TIMER10
		0x4001 5000 - 0x4001 53FF	TIMER9
	4.000	0x4001 4C00 - 0x4001 4FFF	TIMER8
	APB2	0x4001 4800 - 0x4001 4BFF	Reserved
		0x4001 4400 - 0x4001 47FF	Reserved
		0x4001 4000 - 0x4001 43FF	Reserved
		0x4001 3C00 - 0x4001 3FFF	Reserved
		0x4001 3800 - 0x4001 3BFF	USART0
		0x4001 3400 - 0x4001 37FF	TIMER7
		0x4001 3000 - 0x4001 33FF	SPI0
		0x4001 2C00 - 0x4001 2FFF	TIMER0
		0x4001 2800 - 0x4001 2BFF	ADC1
		0x4001 2400 - 0x4001 27FF	ADC0
		0x4001 2000 - 0x4001 23FF	Reserved
I		2000 0001 2011	1.000.100





Dro defined		020201	USXX Datastieet
Pre-defined regions	Bus	Address	Peripherals
		0x4001 1C00 - 0x4001 1FFF	Reserved
		0x4001 1800 - 0x4001 1BFF	GPIOE
		0x4001 1400 - 0x4001 17FF	GPIOD
		0x4001 1000 - 0x4001 13FF	GPIOC
		0x4001 0C00 - 0x4001 0FFF	GPIOB
		0x4001 0800 - 0x4001 0BFF	GPIOA
		0x4001 0400 - 0x4001 07FF	EXTI
		0x4001 0000 - 0x4001 03FF	AFIO
		0x4000 CC00 - 0x4000 FFFF	Reserved
		0x4000 C800 - 0x4000 CBFF	СТС
		0x4000 C400 - 0x4000 C7FF	Reserved
		0x4000 C000 - 0x4000 C3FF	Reserved
		0x4000 8000 - 0x4000 BFFF	Reserved
		0x4000 7C00 - 0x4000 7FFF	Reserved
		0x4000 7800 - 0x4000 7BFF	Reserved
		0x4000 7400 - 0x4000 77FF	DAC
		0x4000 7000 - 0x4000 73FF	PMU
		0x4000 6C00 - 0x4000 6FFF	BKP
		0x4000 6800 - 0x4000 6BFF	CAN1
		0x4000 6400 - 0x4000 67FF	CAN0
		0x4000 6000 - 0x4000 63FF	CAN SRAM 1K bytes
		0x4000 5C00 - 0x4000 5FFF	Reserved
		0x4000 5800 - 0x4000 5BFF	I2C1
	APB1	0x4000 5400 - 0x4000 57FF	I2C0
		0x4000 5000 - 0x4000 53FF	UART4
		0x4000 4C00 - 0x4000 4FFF	UART3
		0x4000 4800 - 0x4000 4BFF	USART2
		0x4000 4400 - 0x4000 47FF	USART1
		0x4000 4000 - 0x4000 43FF	Reserved
		0x4000 3C00 - 0x4000 3FFF	SPI2/I2S2
		0x4000 3800 - 0x4000 3BFF	SPI1/I2S1
		0x4000 3400 - 0x4000 37FF	Reserved
		0x4000 3000 - 0x4000 33FF	FWDGT
		0x4000 2C00 - 0x4000 2FFF	WWDGT
		0x4000 2800 - 0x4000 2BFF	RTC
		0x4000 2400 - 0x4000 27FF	Reserved
		0x4000 2000 - 0x4000 23FF	TIMER13
		0x4000 1C00 - 0x4000 1FFF	TIMER12
		0x4000 1800 - 0x4000 1BFF	TIMER11




## GD32C103xx Datasheet

SRAM   Address   Peripherals	Pre-defined			
Ox4000 1000 - 0x4000 13FF		Bus	Address	Peripherals
Ox4000 0C00 - 0x4000 0FFF			0x4000 1400 - 0x4000 17FF	TIMER6
National Content   Code			0x4000 1000 - 0x4000 13FF	TIMER5
Nature   N			0x4000 0C00 - 0x4000 0FFF	TIMER4
National Color			0x4000 0800 - 0x4000 0BFF	TIMER3
SRAM  AHB  Ox2007 0000 - 0x3FFF FFFF Reserved  0x2006 0000 - 0x2006 FFFF Reserved  0x2003 0000 - 0x2005 FFFF Reserved  0x2001 0000 - 0x2002 FFFF Reserved  0x2001 0000 - 0x2001 FFFF  0x2001 8000 - 0x2001 BFFF  0x2000 0000 - 0x2001 FFFF  0x2000 0000 - 0x2000 4FFF  0x2000 0000 - 0x2000 4FFF  0x1FFF 810 - 0x1FFF FFFF Reserved  0x1FFF F800 - 0x1FFF F80F Option Bytes  0x1FFF 6000 - 0x1FFF FFFF  0x1FFF 0000 - 0x1FFF FFFF  0x1FFF 7410 - 0x1FFF FFFF  0x1FFF 7400 - 0x1FFF FFFFF  0x1FFF 7400 - 0x1FFF FFFF  0x1FFF			0x4000 0400 - 0x4000 07FF	TIMER2
AHB			0x4000 0000 - 0x4000 03FF	TIMER1
AHB			0x2007 0000 - 0x3FFF FFFF	Reserved
Name			0x2006 0000 - 0x2006 FFFF	Reserved
SRAM			0x2003 0000 - 0x2005 FFFF	Reserved
Ox2001 C000 - 0x2001 FFFF	CDAM	ALID	0x2002 0000 - 0x2002 FFFF	Reserved
Ox2000 5000 - 0x2001 7FFF	SKAW	АПБ	0x2001 C000 - 0x2001 FFFF	
Code  AHB  Ox2000 5000 - 0x2001 7FFF  0x2000 0000 - 0x2000 4FFF  0x1FFF 810 - 0x1FFF FFFF  Reserved  Ox1FFF 8800 - 0x1FFF FFFF  Ox1FFF C010 - 0x1FFF FFFF  Ox1FFF C000 - 0x1FFF EFFF  Ox1FFF C000 - 0x1FFF BFFF  Ox1FFF 7410 - 0x1FFF AFFF  Ox1FFF 7800 - 0x1FFF 78FF  Ox1FFF 7800 - 0x1FFF 78FF  Ox1FFF 7800 - 0x1FFF 78FF  Reserved  Ox1FFF 7800 - 0x1FFF 78FF  Ox1FFF 7800 - 0x1FFF 78FF  Reserved  Ox1FFF C000 - 0x1FFF FFFF  Reserved  Ox1001 0000 - 0x1FFF BFFF  Reserved  Ox083C 0000 - 0x0FFF FFFF  Ox083C 0000 - 0x083B FFFF  Ox0801 0000 - 0x082F FFFF  Ox0802 0000 - 0x080F FFFF  Ox0802 0000 - 0x080F FFFF  Ox0800 0000 - 0x080F FFFF  Ox0030 0000 - 0x080F FFFFF			0x2001 8000 - 0x2001 BFFF	CDAM
Code  AHB  Ox1FFF F810 - 0x1FFF FFFF  0x1FFF F000 - 0x1FFF F80F  0x1FFF C010 - 0x1FFF FFFF  0x1FFF C000 - 0x1FFF EFFF  0x1FFF C000 - 0x1FFF EFFF  0x1FFF B000 - 0x1FFF C00F  0x1FFF B000 - 0x1FFF BFFF  0x1FFF 7A10 - 0x1FFF AFFF  0x1FFF 7A00 - 0x1FFF 7A0F  Reserved  0x1FFF 7000 - 0x1FFF 7A0F  0x1FFF C010 - 0x1FFF 7FFF  Reserved  0x1FFE C010 - 0x1FFF FFFF  Reserved  0x1FFE C000 - 0x1FFE FFFF  Reserved  0x1001 0000 - 0x1FFE BFFF  0x0802 0000 - 0x0FFF FFFF  0x0802 0000 - 0x0808 FFFFF  0x0800 0000 - 0x0801 FFFF  0x0800 0000 - 0x0801 FFFF  0x0000 0000 - 0x0002 FFFFF  Reserved  Aliased to Main Flash or			0x2000 5000 - 0x2001 7FFF	SKAIVI
Code  AHB  Ox1FFF F800 - 0x1FFF F80F  0x1FFF C010 - 0x1FFF EFFF  0x1FFF C000 - 0x1FFF EFFF  0x1FFF C000 - 0x1FFF EFFF  0x1FFF B000 - 0x1FFF BFFF  0x1FFF 7A10 - 0x1FFF AFFF  0x1FFF 7800 - 0x1FFF AFFF  0x1FFF 7800 - 0x1FFF 7A0F  Reserved  0x1FFF 0000 - 0x1FFF 77FF  Reserved  0x1FFE C010 - 0x1FFE FFFF  0x1FFE C010 - 0x1FFE FFFF  Reserved  0x1FFE C000 - 0x1FFE BFFF  Reserved  0x1001 0000 - 0x1FFE BFFF  Reserved  0x083C 0000 - 0x1000 FFFF  Reserved  0x083C 0000 - 0x083B FFFF  0x0830 0000 - 0x083F FFFF  0x0802 0000 - 0x080F FFFF  0x0800 0000 - 0x0801 FFFF  0x0030 0000 - 0x007FF FFFF  Reserved  0x0010 0000 - 0x007FF FFFF  Aliased to Main Flash or			0x2000 0000 - 0x2000 4FFF	
Code  AHB  Ox1FFF F000 - 0x1FFF F7FF  0x1FFF C010 - 0x1FFF EFFF  0x1FFF C000 - 0x1FFF EFFF  0x1FFF C000 - 0x1FFF BFFF  Ox1FFF B000 - 0x1FFF BFFF  0x1FFF 7A10 - 0x1FFF AFFF  0x1FFF 7800 - 0x1FFF 7A0F  Reserved  0x1FFF 7000 - 0x1FFF 77FF  Reserved  0x1FFE C010 - 0x1FFF F7FF  Reserved  0x1FFE C000 - 0x1FFE EFFF  Reserved  0x1001 0000 - 0x1FFE BFFF  Reserved  0x1000 0000 - 0x1FFF FFFF  Reserved  0x083C 0000 - 0x0FFF FFFF  0x0830 0000 - 0x083B FFFF  0x0810 0000 - 0x082F FFFF  0x0802 0000 - 0x080F FFFF  0x0800 0000 - 0x0801 FFFF  0x0030 0000 - 0x07FF FFFF  Reserved  0x0010 0000 - 0x002F FFFF  Aliased to Main Flash or			0x1FFF F810 - 0x1FFF FFFF	Reserved
Code  AHB  Ox1FFF C010 - 0x1FFF EFFF  0x1FFF C000 - 0x1FFF C00F  0x1FFF B000 - 0x1FFF BFFF  0x1FFF 7A10 - 0x1FFF AFFF  0x1FFF 7A00 - 0x1FFF 7A0F  Reserved  0x1FFF 7800 - 0x1FFF 7FFF  Reserved  0x1FFF C010 - 0x1FFF 7FFF  Reserved  0x1FFE C010 - 0x1FFE FFFF  Reserved  0x1FFE C000 - 0x1FFE C00F  Reserved  0x1001 0000 - 0x1FFE BFFF  Reserved  0x1000 0000 - 0x1FFF FFFF  Reserved  0x083C 0000 - 0x0FFF FFFF  0x0830 0000 - 0x083B FFFF  0x0810 0000 - 0x082F FFFF  0x0800 0000 - 0x080F FFFF  0x0800 0000 - 0x0801 FFFF  0x0030 0000 - 0x0801 FFFF  Aliased to Main Flash or			0x1FFF F800 - 0x1FFF F80F	Option Bytes
Ox1FFF C000 - 0x1FFF C00F			0x1FFF F000 - 0x1FFF F7FF	
Code  AHB  Ox1FFF C000 - 0x1FFF C00F  0x1FFF 7A10 - 0x1FFF AFFF  0x1FFF 7A00 - 0x1FFF AFFF  0x1FFF 7800 - 0x1FFF 7A0F  Reserved  0x1FFF 0000 - 0x1FFF 77FF  Reserved  0x1FFE C010 - 0x1FFE FFFF  Reserved  0x1FFE C000 - 0x1FFE C00F  0x1001 0000 - 0x1FFE BFFF  Reserved  0x1000 0000 - 0x1000 FFFF  Reserved  0x0830 0000 - 0x0FFF FFFF  0x0830 0000 - 0x083B FFFF  0x0810 0000 - 0x082F FFFF  0x0802 0000 - 0x080F FFFF  0x0800 0000 - 0x0801 FFFF  0x0030 0000 - 0x07FF FFFF  Reserved  0x0010 0000 - 0x002F FFFF  Aliased to Main Flash or			0x1FFF C010 - 0x1FFF EFFF	Doct loader
Code  AHB  Ox1FFF 7A10 - 0x1FFF AFFF  0x1FFF 7800 - 0x1FFF 7A0F  Reserved  0x1FFF 0000 - 0x1FFF 77FF  Reserved  0x1FFE C010 - 0x1FFE FFFF  Reserved  0x1001 0000 - 0x1FFE C00F  0x1001 0000 - 0x1FFE BFFF  Reserved  0x1000 0000 - 0x1000 FFFF  Reserved  0x083C 0000 - 0x0FFF FFFF  0x0830 0000 - 0x083B FFFF  Reserved  0x0810 0000 - 0x082F FFFF  0x0802 0000 - 0x080F FFFF  0x0800 0000 - 0x0801 FFFF  0x0030 0000 - 0x07FF FFFF  Reserved  0x0010 0000 - 0x07FF FFFF  Aliased to Main Flash or			0x1FFF C000 - 0x1FFF C00F	Boot loader
Code  AHB  Ox1FFF 7800 - 0x1FFF 7A0F  0x1FFF 0000 - 0x1FFF 77FF  Reserved  Ox1FFE C010 - 0x1FFE FFFF  Reserved  Ox1FFE C000 - 0x1FFE C00F  Reserved  Ox1001 0000 - 0x1FFE BFFF  Reserved  Ox1000 0000 - 0x1000 FFFF  Reserved  Ox083C 0000 - 0x0FFF FFFF  Ox0830 0000 - 0x083B FFFF  Ox0810 0000 - 0x082F FFFF  Ox0802 0000 - 0x080F FFFF  Ox0802 0000 - 0x0801 FFFF  Ox0803 0000 - 0x0801 FFFF  Ox0030 0000 - 0x07FF FFFF  Reserved  Ox0010 0000 - 0x002F FFFF  Aliased to Main Flash or			0x1FFF B000 - 0x1FFF BFFF	
Code  AHB  Ox1FFF 0000 - 0x1FFF 77FF  Reserved  Ox1FFE C010 - 0x1FFE FFFF  Reserved  Ox1FFE C000 - 0x1FFE C00F  Reserved  Ox1001 0000 - 0x1FFE BFFF  Reserved  Ox1000 0000 - 0x1000 FFFF  Reserved  Ox083C 0000 - 0x0FFF FFFF  Reserved  Ox0830 0000 - 0x083B FFFF  Reserved  Ox0810 0000 - 0x082F FFFF  Ox0802 0000 - 0x080F FFFF  Ox0802 0000 - 0x080F FFFF  Ox0800 0000 - 0x0801 FFFF  Ox0030 0000 - 0x07FF FFFF  Reserved  Ox0010 0000 - 0x002F FFFF  Aliased to Main Flash or			0x1FFF 7A10 - 0x1FFF AFFF	Reserved
Code  AHB  Ox1FFE C010 - 0x1FFE FFF  Reserved  Ox1001 0000 - 0x1FFE BFFF  Reserved  Ox1000 0000 - 0x1000 FFFF  Reserved  Ox083C 0000 - 0x0FFF FFFF  Reserved  Ox0830 0000 - 0x083B FFFF  Ox0810 0000 - 0x082F FFFF  Ox0802 0000 - 0x080F FFFF  Ox0800 0000 - 0x0801 FFFF  Ox0030 0000 - 0x07FF FFFF  Reserved  Aliased to Main Flash or			0x1FFF 7800 - 0x1FFF 7A0F	Reserved
Code  AHB  0x1FFE C000 - 0x1FFE C00F  0x1001 0000 - 0x1FFE BFFF  Reserved  0x1000 0000 - 0x1000 FFFF  Reserved  0x083C 0000 - 0x0FFF FFFF  Reserved  0x0830 0000 - 0x083B FFFF  0x0810 0000 - 0x082F FFFF  0x0802 0000 - 0x080F FFFF  0x0800 0000 - 0x0801 FFFF  0x0030 0000 - 0x07FF FFFF  Reserved  0x0010 0000 - 0x002F FFFF  Aliased to Main Flash or			0x1FFF 0000 - 0x1FFF 77FF	Reserved
Code         AHB         0x1001 0000 - 0x1FFE BFFF         Reserved           0x1000 0000 - 0x1000 FFFF         Reserved           0x083C 0000 - 0x0FFF FFFF         Reserved           0x0830 0000 - 0x083B FFFF         Reserved           0x0810 0000 - 0x082F FFFF         Main Flash           0x0800 0000 - 0x080F FFFF         Reserved           0x0030 0000 - 0x080F FFFF         Reserved           0x0010 0000 - 0x07FF FFFF         Reserved           0x0010 0000 - 0x002F FFFF         Aliased to Main Flash or		ALID	0x1FFE C010 - 0x1FFE FFFF	Reserved
0x1001 0000 - 0x1000 FFF       Reserved         0x1000 0000 - 0x1000 FFF       Reserved         0x083C 0000 - 0x0FFF FFFF       Reserved         0x0830 0000 - 0x083B FFFF       Reserved         0x0810 0000 - 0x082F FFFF       Main Flash         0x0802 0000 - 0x080F FFFF       Main Flash         0x0800 0000 - 0x07FF FFFF       Reserved         0x0010 0000 - 0x002F FFFF       Aliased to Main Flash or	Codo		0x1FFE C000 - 0x1FFE C00F	Reserved
0x083C 0000 - 0x0FFF FFFF         Reserved           0x0830 0000 - 0x083B FFFF         Reserved           0x0810 0000 - 0x082F FFFF         Main Flash           0x0802 0000 - 0x080F FFFF         Main Flash           0x0800 0000 - 0x0801 FFFF         Reserved           0x0030 0000 - 0x07FF FFFF         Reserved           0x0010 0000 - 0x002F FFFF         Aliased to Main Flash or	Code	АПБ	0x1001 0000 - 0x1FFE BFFF	Reserved
0x0830 0000 - 0x083B FFFF       Reserved         0x0810 0000 - 0x082F FFFF       Main Flash         0x0802 0000 - 0x080F FFFF       Main Flash         0x0800 0000 - 0x0801 FFFF       Reserved         0x0030 0000 - 0x07FF FFFF       Reserved         0x0010 0000 - 0x002F FFFF       Aliased to Main Flash or			0x1000 0000 - 0x1000 FFFF	Reserved
0x0810 0000 - 0x082F FFFF       0x0802 0000 - 0x080F FFFF       Main Flash         0x0800 0000 - 0x0801 FFFF       0x0030 0000 - 0x07FF FFFF       Reserved         0x0010 0000 - 0x002F FFFF       Aliased to Main Flash or			0x083C 0000 - 0x0FFF FFFF	Reserved
0x0802 0000 - 0x080F FFFF         Main Flash           0x0800 0000 - 0x0801 FFFF         Reserved           0x0030 0000 - 0x007FF FFFF         Aliased to Main Flash or			0x0830 0000 - 0x083B FFFF	Reserved
0x0800 0000 - 0x0801 FFFF  0x0030 0000 - 0x07FF FFFF Reserved  0x0010 0000 - 0x002F FFFF  Aliased to Main Flash or			0x0810 0000 - 0x082F FFFF	
0x0030 0000 - 0x07FF FFF         Reserved           0x0010 0000 - 0x002F FFFF         Aliased to Main Flash or			0x0802 0000 - 0x080F FFFF	Main Flash
0x0010 0000 - 0x002F FFFF Aliased to Main Flash or			0x0800 0000 - 0x0801 FFFF	
Aliased to Main Flash or			0x0030 0000 - 0x07FF FFFF	Reserved
			0x0010 0000 - 0x002F FFFF	Alianali Milanali Ti
0x0002 0000 - 0x000F FFFF			0x0002 0000 - 0x000F FFFF	
0x0000 0000 - 0x0001 FFFF Boot loader			0x0000 0000 - 0x0001 FFFF	— poor ioader



#### 2.5. Clock tree

Figure 2-6. GD32C103xx clock tree



#### Legend:

HXTAL: 4 to 32 MHz High Speed crystal oscillator LXTAL: 32,768 Hz Low Speed crystal oscillator

IRC8M: Internal 8 MHz RC oscillator IRC40K: Internal 40 KHz RC oscillator IRC48M: Internal 48 MHz RC oscillator

#### 2.6. Pin definitions

#### Notes:

For GD32C103Rx LQFP64  $\times$  GD32C103Cx LQFP48 and GD32C103Tx QFN36, V<sub>REF-</sub> and V<sub>REF+</sub> are internally connected to V<sub>SSA</sub> and V<sub>DDA</sub> respectively.



## 2.6.1. GD32C103Vx LQFP100 pin definitions

Table 2-3. GD32C103Vx LQFP100 pin definitions

Pin I/O				
Pin Name	Pins	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description
			-> (	Default: PE2
PE2	1	I/O	5VT	Alternate: EXMC_A23
DEC		1/0	-> <i>(</i>	Default: PE3
PE3	2	I/O	5VT	Alternate: EXMC_A19
DE 4		1/0	5) (T	Default: PE4
PE4	3	I/O	5VT	Alternate: EXMC_A20
				Default: PE5
PE5	4	I/O	5VT	Alternate: EXMC_A21
				Remap: TIMER8_CH0
				Default: PE6
PE6	5	I/O	5VT	Alternate: EXMC_A22
				Remap: TIMER8_CH1
V <sub>BAT</sub>	6	Р	-	Default: V <sub>BAT</sub>
PC13-				Default: PC13
TAMPER-	7	I/O	-	Alternate: RTC_TAMPER
RTC				Alternate. NTC_TAINFER
PC14-	8	I/O	_	Default: PC14
OSC32IN	O	i/O	_	Alternate: OSC32IN
PC15-				Default: PC15
OSC32OU	9	I/O	-	Alternate: OSC32OUT
Т				Alternate. 00032001
V <sub>SS_5</sub>	10	Р	-	Default: V <sub>SS_5</sub>
V <sub>DD_5</sub>	11	Р	-	Default: V <sub>DD_5</sub>
OSCIN	12	1	_	Default: OSCIN
		'		Remap: PD0
OSCOUT	DUT 13 O - Defau	Default: OSCOUT		
				Remap:PD1
NRST	14	I/O	-	Default: NRST
PC0	15	I/O	_	Default: PC0
1 00	.0	.,, 0		Alternate: ADC01_IN10
PC1	16	I/O	_	Default: PC1
101	10	.,, 0		Alternate: ADC01_IN11
PC2	17	I/O	_	Default: PC2
. 52		17 1/0	<u> </u>	Alternate: ADC01_IN12
PC3	18	I/O	_	Default: PC3
. 55	10	., 0		Alternate: ADC01_IN13
V <sub>SSA</sub>	19	Р	-	Default: V <sub>SSA</sub>
$V_{REF}$	20	Р	-	Default: V <sub>REF</sub> -



				GD32C 103XX Datasnee
Pin Name	Pins	Pin	1/0	Functions description
		Type <sup>(1)</sup>	Level <sup>(2)</sup>	
V <sub>REF+</sub>	21	Р	-	Default: V <sub>REF+</sub>
$V_{DDA}$	22	Р	-	Default: V <sub>DDA</sub>
				Default: PA0
PA0-WKUP	23	I/O	-	Alternate: WKUP, USART1_CTS, ADC01_IN0,
				TIMER1_CH0, TIMER1_ETI, TIMER4_CH0, TIMER7_ETI
				Default: PA1
PA1	24	I/O	-	Alternate: USART1_RTS, ADC01_IN1, TIMER4_CH1,
				TIMER1_CH1
				Default: PA2
PA2	25	I/O	-	Alternate: USART1_TX, TIMER4_CH2, ADC01_IN2,
				TIMER8_CH0, TIMER1_CH2, SPI0_IO2
				Default: PA3
PA3	26	I/O	-	Alternate: USART1_RX, TIMER4_CH3, ADC01_IN3,
				TIMER1_CH3, TIMER8_CH1, SPI0_IO3
V <sub>SS_4</sub>	27	Р	-	Default: V <sub>SS_4</sub>
$V_{DD\_4}$	28	Р	-	Default: V <sub>DD_4</sub>
				Default: PA4
PA4	29	I/O		Alternate: SPI0_NSS, USART1_CK, DAC_OUT0,
1 / 4	23	1/0	_	ADC01_IN4
				Remap: SPI2_NSS, I2S2_WS
PA5	30	I/O	_	Default: PA5
1 73	30	٥	_	Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1
				Default: PA6
PA6	31	I/O	_	Alternate: SPI0_MISO, TIMER7_BRKIN, ADC01_IN6,
1 70	31	1/0	_	TIMER2_CH0, TIMER12_CH0
				Remap: TIMER0_BRKIN
				Default: PA7
PA7	32	I/O		Alternate: SPI0_MOSI, TIMER7_CH0_ON, ADC01_IN7,
PAI	32	1/0	-	TIMER2_CH1, TIMER13_CH0
				Remap: TIMER0_CH0_ON
DC4	22	1/0		Default: PC4
PC4	33	I/O	-	Alternate: ADC01_IN14
DOF	0.4	1/0		Default: PC5
PC5	34	I/O	-	Alternate: ADC01_IN15
				Default: PB0
PB0	35	I/O	-	Alternate: ADC01_IN8, TIMER2_CH2, TIMER7_CH1_ON
				Remap: TIMER0_CH1_ON
				Default: PB1
PB1	36	I/O	-	Alternate: ADC01_IN9, TIMER2_CH3, TIMER7_CH2_ON
				Remap: TIMER0_CH2_ON
PB2	37	I/O	5VT	Default: PB2, BOOT1
			•	•



			Pin I/O		
Pin Na	me	Pins	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description
					Default: PE7
PE7	,	38	I/O	5VT	Alternate: EXMC_D4
					Remap: TIMER0_ETI
					Default: PE8
PE8	3	39	I/O	5VT	Alternate: EXMC_D5
					Remap: TIMER0_CH0_ON
					Default: PE9
PE9	)	40	I/O	5VT	Alternate: EXMC_D6
					Remap: TIMER0_CH0
					Default: PE10
PE1	0	41	I/O	5VT	Alternate: EXMC_D7
					Remap: TIMER0_CH1_ON
					Default: PE11
PE1	1	42	I/O	5VT	Alternate: EXMC_D8
					Remap: TIMER0_CH1
					Default: PE12
PE1	2	43	I/O	5VT	Alternate: EXMC_D9
					Remap: TIMER0_CH2_ON
					Default: PE13
PE1	3	44	I/O	5VT	Alternate: EXMC_D10
					Remap: TIMER0_CH2
					Default: PE14
PE1	4	45	I/O	5VT	Alternate: EXMC_D11
					Remap: TIMER0_CH3
					Default: PE15
PE1	5	46	I/O	5VT	Alternate: EXMC_D12
					Remap: TIMER0_BRKIN
					Default: PB10
PB1	0	47	I/O	5VT	Alternate: I2C1_SCL, USART2_TX
					Remap: TIMER1_CH2
					Default: PB11
PB1	1	48	I/O	5VT	Alternate: I2C1_SDA, USART2_RX
					Remap: TIMER1_CH3
Vss_	1	49	Р	-	Default: Vss_1
V <sub>DD</sub> _	1	50	Р	-	Default: V <sub>DD_1</sub>
					Default: PB12
PB1	2	51	I/O	5VT	Alternate: SPI1_NSS, I2S1_WS, I2C1_SMBA, USART2_CK,
					TIMER0_BRKIN, CAN1_RX
					Default: PB13
PB1	3	52	I/O	5VT	Alternate: SPI1_SCK, I2S1_CK, USART2_CTS,
					TIMER0_CH0_ON, CAN1_TX, I2C1_TXFRAME





Pin I/O				
Pin Name	Pins			Functions description
		Type <sup>(1)</sup>	Level <sup>(2)</sup>	
				Default: PB14
PB14	53	I/O	5VT	Alternate: SPI1_MISO, USART2_RTS, TIMER0_CH1_ON,
				TIMER11_CH0
				Default: PB15
PB15	54	I/O	5VT	Alternate: SPI1_MOSI, I2S1_SD, TIMER0_CH2_ON,
				TIMER11_CH1
				Default: PD8
PD8	55	I/O	5VT	Alternate: EXMC_D13
				Remap: USART2_TX
				Default: PD9
PD9	56	I/O	5VT	Alternate: EXMC_D14
				Remap: USART2_RX
				Default: PD10
PD10	57	I/O	5VT	Alternate: EXMC_D15
				Remap: USART2_CK
				Default: PD11
PD11	58	I/O	5VT	Alternate: EXMC_A16
				Remap: USART2_CTS
				Default: PD12
PD12	59	I/O	5VT	Alternate: EXMC_A17
				Remap: TIMER3_CH0, USART2_RTS
				Default: PD13
PD13	60	I/O	5VT	Alternate: EXMC_A18
				Remap: TIMER3_CH1
				Default: PD14
PD14	61	I/O	5VT	Alternate: EXMC_D0
				Remap: TIMER3_CH2
				Default: PD15
PD15	62	I/O	5VT	Alternate: EXMC_D1
				Remap: TIMER3_CH3, CTC_SYNC
				Default: PC6
PC6	63	I/O	5VT	Alternate: I2S1_MCK, TIMER7_CH0
				Remap: TIMER2_CH0
				Default: PC7
PC7	64	I/O	5VT	Alternate: I2S2_MCK, TIMER7_CH1
				Remap: TIMER2_CH1
				Default: PC8
PC8	65	I/O	5VT	Alternate: TIMER7_CH2
				Remap: TIMER2_CH2



GD32C 103XX Datasnee				
Pin Name	Pins	Pin	1/0	Functions description
		Type <sup>(1)</sup>	Level <sup>(2)</sup>	
			->	Default: PC9
PC9	66	I/O	5VT	Alternate: TIMER7_CH3
				Remap: TIMER2_CH3
				Default: PA8
PA8	67	I/O	5VT	Alternate: USART0_CK, TIMER0_CH0, CK_OUT0, VCORE,
				USBFS_SOF, CTC_SYNC
PA9	68	I/O	5VT	Default: PA9
				Alternate: USART0_TX, TIMER0_CH1, USBFS_VBUS
PA10	69	I/O	5VT	Default: PA10
				Alternate: USART0_RX, TIMER0_CH2, USBFS_ID, V1REF
				Default: PA11
PA11	70	I/O	5VT	Alternate: USART0_CTS, CAN0_RX, USBFS_DM,
				TIMER0_CH3
				Default: PA12
PA12	71	I/O	5VT	Alternate: USART0_RTS, CAN0_TX, USBFS_DP,
				TIMER0_ETI
PA13	72	I/O	5VT	Default: JTMS, SWDIO
17(10	12	1/0	371	Remap: PA13
NC	73	-	-	-
V <sub>SS_2</sub>	74	Р	-	Default: V <sub>SS_2</sub>
$V_{DD_2}$	75	Р	-	Default: V <sub>DD_2</sub>
PA14	76	I/O	5VT	Default: JTCK, SWCLK
1717	70	2)	371	Remap:PA14
				Default: JTDI
PA15	77	I/O	5VT	Alternate: SPI2_NSS, I2S2_WS
				Remap: TIMER1_CH0, TIMER1_ETI, PA15, SPI0_NSS
				Default: PC10
PC10	78	I/O	5VT	Alternate: UART3_TX
				Remap: USART2_TX, SPI2_SCK, I2S2_CK
				Default: PC11
PC11	79	I/O	5VT	Alternate: UART3_RX
				Remap: USART2_RX, SPI2_MISO
				Default: PC12
PC12	80	I/O	5VT	Alternate: UART4_TX
				Remap: USART2_CK, SPI2_MOSI, I2S2_SD
				Default: PD0
PD0	81	I/O	5VT	Alternate: EXMC_D2
				Remap: OSCIN, CAN0_RX
				Default: PD1
PD1	82	I/O	5VT	Alternate: EXMC_D3
				Remap: OSCOUT, CAN0_TX



	Pin I/O			
Pin Name	Pins	Pin Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description
DD3	83	I/O	E\/T	Default: PD2
PD2	03	1/0	5VT	Alternate: TIMER2_ETI, UART4_RX
				Default: PD3
PD3	84	I/O	5VT	Alternate: EXMC_CLK
				Remap: USART1_CTS
				Default: PD4
PD4	85	I/O	5VT	Alternate: EXMC_NOE
				Remap: USART1_RTS
				Default: PD5
PD5	86	I/O	5VT	Alternate: EXMC_NWE
				Remap: USART1_TX
				Default: PD6
PD6	87	I/O	5VT	Alternate: EXMC_NWAIT
				Remap: USART1_RX
				Default: PD7
PD7	88	I/O	5VT	Alternate: EXMC_NE0
				Remap: USART1_CK
				Default: JTDO
PB3	89	I/O	5VT	Alternate: SPI2_SCK, I2S2_CK
				Remap: TIMER1_CH1, PB3, SPI0_SCK
				Default: NJTRST
PB4	90	I/O	5VT	Alternate: SPI2_MISO, I2C0_TXFRAME
				Remap: TIMER2_CH0, PB4, SPI0_MISO
				Default: PB5
PB5	91	I/O	-	Alternate: I2C0_SMBA, SPI2_MOSI, I2S2_SD
				Remap: TIMER2_CH1, SPI0_MOSI, CAN1_RX
				Default: PB6
PB6	92	I/O	5VT	Alternate: I2C0 SCL, TIMER3 CH0
				Remap: USART0_TX, CAN1_TX, SPI0_IO2
				Default: PB7
PB7	93	I/O	5VT	Alternate: I2C0_SDA, TIMER3_CH1, EXMC_NL(NADV)
				Remap: USART0_RX, SPI0_IO3
воото	94	I	-	Default: BOOT0
				Default: PB8
PB8	95	I/O	5VT	Alternate: TIMER3 CH2, TIMER9 CH0
				Remap: I2C0_SCL, CAN0_RX
				Default: PB9
PB9	96	I/O	5VT	Alternate: TIMER3_CH3, TIMER10_CH0
				Remap: I2C0_SDA, CAN0_TX
				Default:PE0
PE0	97	I/O	5VT	Alternate: TIMER3 ETI, EXMC NBL0
<u> </u>	l .		l	<u> </u>



Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description
PE1	98	I/O	5VT	Default: PE1 Alternate: EXMC_NBL1
V <sub>SS_3</sub>	99	Р	1	Default: V <sub>SS_3</sub>
$V_{DD_3}$	100	Р	-	Default: V <sub>DD_3</sub>

#### Notes:

- 1. Type: I= input, O = output, P = power.
- 2. I/O Level: 5VT = 5V tolerant.
- 3. Functions are available in GD32C103xx devices.

### 2.6.2. GD32C103Rx LQFP64 pin definitions

Table 2-4. GD32C103Rx LQFP64 pin definitions

	Din Nama Dina		I/O	
Pin Name	Pins	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description
V <sub>BAT</sub>	1	Р	-	Default: V <sub>BAT</sub>
PC13- TAMPER- RTC	2	I/O	-	Default: PC13 Alternate: RTC_TAMPER
PC14- OSC32IN	3	I/O	-	Default: PC14 Alternate:OSC32IN
PC15- OSC32OUT	4	I/O	-	Default: PC15 Alternate:OSC32OUT
PD0-OSCIN	5	-	-	Default: OSCIN Remap: PD0 <sup>(3)</sup>
PD1- OSCOUT	6	0	-	Default: OSCOUT Remap: PD1 <sup>(3)</sup>
NRST	7	I/O	-	Default: NRST
PC0	8	I/O	-	Default: PC0 Alternate: ADC01_IN10
PC1	9	1/0	-	Default: PC1 Alternate: ADC01_IN11
PC2	10	I/O	-	Default: PC2 Alternate: ADC01_IN12
PC3	11	I/O	-	Default: PC3 Alternate: ADC01_IN13
Vssa	12	Р	-	Default: V <sub>SSA</sub>
$V_{DDA}$	13	Р	-	Default: V <sub>DDA</sub>
PA0-WKUP	14	I/O	-	Default: PA0 Alternate: WKUP, USART1_CTS, ADC01_IN0, TIMER1_CH0, TIMER1_ETI, TIMER4_CH0, TIMER7_ETI
PA1	15	I/O	-	Default: PA1



	GD32C 103XX Datasneet				
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description	
				Alternate: USART1_RTS, ADC01_IN1, TIMER4_CH1,	
				TIMER1_CH1	
				Default: PA2	
PA2	16	I/O	-	Alternate: USART1_TX, TIMER4_CH2, ADC01_IN2,	
				TIMER8_CH0, TIMER1_CH2, SPI0_IO2	
				Default: PA3	
PA3	17	I/O	-	Alternate: USART1_RX, TIMER4_CH3, ADC01_IN3,	
				TIMER1_CH3, TIMER8_CH1, SPI0_IO3	
V <sub>SS_4</sub>	18	Р	-	Default: Vss_4	
V <sub>DD_4</sub>	19	Р	-	Default: V <sub>DD_4</sub>	
				Default: PA4	
DA4	20	1/0		Alternate: SPI0_NSS, USART1_CK, DAC_OUT0,	
PA4	20	I/O	-	ADC01_IN4	
				Remap: SPI2_NSS, I2S2_WS	
DAE	24	I/O		Default: PA5	
PA5	21	1/0	-	Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1	
				Default: PA6	
DAG	20	1/0		Alternate: SPI0_MISO, TIMER7_BRKIN, ADC01_IN6,	
PA6	22	I/O	-	TIMER2_CH0, TIMER12_CH0	
				Remap: TIMER0_BRKIN	
				Default: PA7	
PA7	23	I/O		Alternate: SPI0_MOSI, TIMER7_CH0_ON, ADC01_IN7,	
PAI	23	1/0	-	TIMER2_CH1, TIMER13_CH0	
				Remap: TIMER0_CH0_ON	
PC4	24	I/O		Default: PC4	
F 04	24	1/0	_	Alternate: ADC01_IN14	
PC5	25	I/O	_	Default: PC5	
1 03	20	1/0	_	Alternate: ADC01_IN15	
				Default: PB0	
PB0	26	I/O	-	Alternate: ADC01_IN8, TIMER2_CH2, TIMER7_CH1_ON	
				Remap: TIMER0_CH1_ON	
				Default: PB1	
PB1	27	I/O	-	Alternate: ADC01_IN9, TIMER2_CH3, TIMER7_CH2_ON	
				Remap: TIMER0_CH2_ON	
PB2	28	I/O	5VT	Default: PB2, BOOT1	
				Default: PB10	
PB10	29	I/O	5VT	Alternate: I2C1_SCL, USART2_TX	
				Remap: TIMER1_CH2	
				Default: PB11	
PB11	30	I/O	5VT	Alternate: I2C1_SDA, USART2_RX	
				Remap: TIMER1_CH3	



		Pin	I/O	GD32C 103XX Datastiee
Pin Name	Pins	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description
Vss_1	31	Р	-	Default: V <sub>SS_1</sub>
$V_{DD\_1}$	32	Р	-	Default: V <sub>DD_1</sub>
				Default: PB12
PB12	33	I/O	5VT	Alternate: SPI1_NSS, I2S1_WS, I2C1_SMBA, USART2_CK,
				TIMER0_BRKIN, CAN1_RX
				Default: PB13
PB13	34	I/O	5VT	Alternate: SPI1_SCK, I2S1_CK, USART2_CTS,
				TIMER0_CH0_ON, CAN1_TX, I2C1_TXFRAME
				Default: PB14
PB14	35	I/O	5VT	Alternate: SPI1_MISO, USART2_RTS, TIMER0_CH1_ON,
				TIMER11_CH0
				Default: PB15
PB15	36	I/O	5VT	Alternate: SPI1_MOSI, I2S1_SD, TIMER0_CH2_ON,
				TIMER11_CH1
				Default: PC6
PC6	37	I/O	5VT	Alternate: I2S1_MCK, TIMER7_CH0
				Remap: TIMER2_CH0
				Default: PC7
PC7	38	I/O	5VT	Alternate: I2S2_MCK, TIMER7_CH1
				Remap: TIMER2_CH1
				Default: PC8
PC8	39	I/O	5VT	Alternate: TIMER7_CH2
				Remap: TIMER2_CH2
				Default: PC9
PC9	40	I/O	5VT	Alternate: TIMER7_CH3
				Remap: TIMER2_CH3
				Default: PA8
PA8	41	I/O	5VT	Alternate: USART0_CK, TIMER0_CH0, CK_OUT0, VCORE,
				USBFS_SOF, CTC_SYNC
PA9	42	I/O	5VT	Default: PA9
PA9	42	1/0	501	Alternate: USART0_TX, TIMER0_CH1, USBFS_VBUS
DA40	40	1/0	EV/T	Default: PA10
PA10	43	I/O	5VT	Alternate: USART0_RX, TIMER0_CH2, USBFS_ID, V1REF
				Default: PA11
PA11	44	I/O	5VT	Alternate: USART0_CTS, CAN0_RX, USBFS_DM,
				TIMER0_CH3
				Default: PA12
PA12	45	I/O	5VT	Alternate: USART0_RTS, CAN0_TX, USBFS_DP,
				TIMER0_ETI
DA40	40	1/0	E\	Default: JTMS, SWDIO
PA13	46	I/O	5VT	Remap: PA13



	Pin I/O				
Pin Name	Pins			Functions description	
.,		Type <sup>(1)</sup>	Level <sup>(2)</sup>		
Vss_2	47	Р	-	Default: Vss_2	
V <sub>DD_2</sub>	48	Р	-	Default: V <sub>DD_2</sub>	
PA14	49	I/O	5VT	Default: JTCK, SWCLK	
				Remap:PA14	
				Default: JTDI	
PA15	50	I/O	5VT	Alternate: SPI2_NSS, I2S2_WS	
				Remap: TIMER1_CH0, TIMER1_ETI, TIMER1_ETI, PA15, SPI0 NSS	
				Default: PC10	
PC10	51	I/O	5VT	Alternate: UART3 TX	
PC10	51	1/0	501	Remap: USART2_TX, SPI2_SCK, I2S2_CK	
				Default: PC11	
PC11	52	I/O	5VT	Alternate: UART3 RX	
POII	32	1/0	371	Remap: USART2_RX, SPI2_MISO	
				Default: PC12	
PC12	53	I/O	5VT	Alternate: UART4 TX	
FC12	55	1/0	301	Remap: USART2_CK, SPI2_MOSI, I2S2_SD	
				Default: PD2	
PD2	54	I/O	5VT	Alternate: TIMER2_ETI, UART4_RX	
				Default: JTDO	
PB3	55	I/O	5VT	Alternate: SPI2 SCK, I2S2 CK	
1 50	00	1,0	341	Remap: TIMER1_CH1, PB3, SPI0_SCK	
				Default: NJTRST	
PB4	56	I/O	5VT	Alternate: SPI2 MISO, I2C0 TXFRAME	
		., 0		Remap: TIMER2 CH0, PB4, SPI0 MISO	
				Default: PB5	
PB5	57	I/O	-	Alternate: I2C0 SMBA, SPI2 MOSI, I2S2 SD	
				Remap: TIMER2 CH1, SPI0 MOSI, CAN1 RX	
				Default: PB6	
PB6	58	I/O	5VT	Alternate: I2C0 SCL, TIMER3 CH0	
				Remap: USART0_TX, CAN1_TX, SPI0_IO2	
				Default: PB7	
PB7	59	I/O	5VT	Alternate: I2C0_SDA, TIMER3_CH1	
				Remap: USART0_RX, SPI0_IO3	
воото	60	ı	-	Default: BOOT0	
				Default: PB8	
PB8	61	I/O	5VT	Alternate: TIMER3_CH2, TIMER9_CH0	
				Remap: I2C0_SCL, CAN0_RX	
				Default: PB9	
PB9	62	I/O	5VT	Alternate: TIMER3_CH3, TIMER10_CH0	
				Remap: I2C0_SDA, CAN0_TX	



Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description
$V_{SS\_3}$	63	Р	-	Default: Vss_3
$V_{DD\_3}$	64	Р	-	Default: V <sub>DD_3</sub>

#### Notes:

- 1. Type: I= input, O = output, P = power.
- 2. I/O Level: 5VT = 5V tolerant.
- 3. PD0/PD1 cannot be used for EXTI in this package.

### 2.6.3. GD32C103Cx LQFP48 pin definitions

Table 2-5. GD32C103Cx LQFP48 pin definitions

Table 2-5. GD.		Pin	1/0	
Pin Name	Pins	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description
V <sub>BAT</sub>	1	Р	-	Default: V <sub>BAT</sub>
PC13-				Default: PC13
TAMPER-	2	I/O	-	Alternate: RTC_TAMPER
RTC				Alternate: NTO_TAINFER
PC14-	3	I/O	_	Default: PC14
OSC32IN	3	1/0	_	Alternate:OSC32IN
PC15-	4	I/O	_	Default: PC15
OSC32OUT	4	1/0	-	Alternate:OSC32OUT
PD0-OSCIN	5	1		Default: OSCIN
1 D0-03CIN	3	'	_	Remap: PD0 <sup>(3)</sup>
PD1-OSCOUT	6	0	_	Default: OSCOUT
1 11-030001	6	O	_	Remap: PD1 <sup>(3)</sup>
NRST	7	I/O	-	Default: NRST
Vssa	8	Р	-	Default: Vssa
$V_{DDA}$	9	Р	-	Default: V <sub>DDA</sub>
				Default: PA0
PA0-WKUP	10	I/O	-	Alternate: WKUP, USART1_CTS, ADC01_IN0,
				TIMER1_CH0, TIMER1_ETI, TIMER4_CH0
				Default: PA1
PA1	11	I/O	-	Alternate: USART1_RTS, ADC01_IN1, TIMER4_CH1,
				TIMER1_CH1
				Default: PA2
PA2	12	I/O	-	Alternate: USART1_TX, TIMER4_CH2, ADC01_IN2,
				TIMER8_CH0, TIMER1_CH2, SPI0_IO2
	13			Default: PA3
PA3		I/O	-	Alternate: USART1_RX, TIMER4_CH3, ADC01_IN3,
				TIMER1_CH3, TIMER8_CH1, SPI0_IO3
PA4	14	I/O	_	Default: PA4
1 //4	17	1/0		Alternate: SPI0_NSS, USART1_CK, DAC_OUT0,



		D:	1/0	GD32C 103XX Datastiee		
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description		
				ADC01_IN4		
				Remap: SPI2_NSS, I2S2_WS		
PA5	15	I/O	_	Default: PA5		
1 A5	13	1/0	-	Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1		
				Default: PA6		
PA6	16	I/O	_	Alternate: SPI0_MISO, ADC01_IN6, TIMER2_CH0,		
1 70	10	1/0		TIMER12_CH0		
				Remap: TIMER0_BRKIN		
				Default: PA7		
PA7	17	I/O	_	Alternate: SPI0_MOSI, ADC01_IN7, TIMER2_CH1,		
1 77	17	1/0	_	TIMER13_CH0		
				Remap: TIMER0_CH0_ON		
				Default: PB0		
PB0	18	I/O	-	Alternate: ADC01_IN8, TIMER2_CH2		
				Remap: TIMER0_CH1_ON		
				Default: PB1		
PB1	19	I/O		Alternate: ADC01_IN9, TIMER2_CH3		
				Remap: TIMER0_CH2_ON		
PB2	20	I/O	5VT	Default: PB2, BOOT1		
	21	I/O		Default: PB10		
PB10				Alternate: I2C1_SCL, USART2_TX		
				Remap: TIMER1_CH2		
	22	I/O	5VT	Default: PB11		
PB11				Alternate: I2C1_SDA, USART2_RX		
				Remap: TIMER1_CH3		
V <sub>SS_1</sub>	23	Р	1	Default: V <sub>SS_1</sub>		
$V_{DD\_1}$	24	Р	-	Default: V <sub>DD_1</sub>		
	25	I/O	5VT	Default: PB12		
PB12				Alternate: SPI1_NSS, I2S1_WS, I2C1_SMBA,		
				USART2_CK, TIMER0_BRKIN, CAN1_RX		
				Default: PB13		
PB13	26	I/O	5VT	Alternate: SPI1_SCK, I2S1_CK, USART2_CTS,		
				TIMER0_CH0_ON, CAN1_TX, I2C1_TXFRAME		
PB14	27	I/O		Default: PB14		
				Alternate: SPI1_MISO, USART2_RTS,		
				TIMER0_CH1_ON, TIMER11_CH0		
		I/O		Default: PB15		
PB15	28			Alternate: SPI1_MOSI, I2S1_SD, TIMER0_CH2_ON,		
				TIMER11_CH1		
DAG	20	I/O	5VT	Default: PA8		
PA8	29			Alternate: USART0_CK, TIMER0_CH0, CK_OUT0,		



				GD32C 103XX Datasneet			
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description			
				VCORE, USBFS_SOF, CTC_SYNC			
DAG	20	1/0	C) /T	Default: PA9			
PA9	30	I/O	5VT	Alternate: USART0_TX, TIMER0_CH1, USBFS_VBUS			
				Default: PA10			
PA10	31	I/O	5VT	Alternate: USART0_RX, TIMER0_CH2, USBFS_ID,			
				V1REF			
			5VT	Default: PA11			
PA11	32	I/O		Alternate: USART0_CTS, CAN0_RX, USBFS_DM,			
				TIMER0_CH3			
				Default: PA12			
PA12	33	I/O	5VT	Alternate: USART0_RTS, CAN0_TX, USBFS_DP,			
				TIMER0_ETI			
PA13	34	I/O	5VT	Default: JTMS, SWDIO			
1713	34	1/0	3 7 1	Remap: PA13			
V <sub>SS_2</sub>	35	Р	-	Default: V <sub>SS_2</sub>			
V <sub>DD_2</sub>	36	Р	-	Default: V <sub>DD_2</sub>			
PA14	37	I/O	5VT	Default: JTCK, SWCLK			
1714	31	1/0	3 7 1	Remap:PA14			
				Default: JTDI			
PA15	38	I/O	5VT	Alternate: SPI2_NSS, I2S2_WS			
FAIS				Remap: TIMER1_CH0, TIMER1_ETI, TIMER1_ETI,			
				PA15, SPI0_NSS			
	39	I/O	5VT	Default: JTDO			
PB3				Alternate: SPI2_SCK, I2S2_CK			
				Remap: TIMER1_CH1, PB3, SPI0_SCK			
				Default: NJTRST			
PB4	40	I/O	5VT	Alternate: SPI2_MISO, I2C0_TXFRAME			
				Remap: TIMER2_CH0, PB4, SPI0_MISO			
				Default: PB5			
PB5	41	I/O	-	Alternate: I2C0_SMBA, SPI2_MOSI, I2S2_SD			
				Remap: TIMER2_CH1, SPI0_MOSI, CAN1_RX			
	42	I/O		Default: PB6			
PB6				Alternate: I2C0_SCL, TIMER3_CH0			
				Remap: USART0_TX, CAN1_TX, SPI0_IO2			
				Default: PB7			
PB7	43	I/O	5VT	Alternate: I2C0_SDA, TIMER3_CH1			
				Remap: USART0_RX, SPI0_IO3			
BOOT0	44	I	-	Default: BOOT0			
				Default: PB8			
PB8	45	I/O		Alternate: TIMER3_CH2, TIMER9_CH0			
				Remap: I2C0_SCL, CAN0_RX			



Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description
				Default: PB9
PB9	46	I/O	5VT	Alternate: TIMER3_CH3, TIMER10_CH0
				Remap: I2C0_SDA, CAN0_TX
V <sub>SS_3</sub>	47	Р	-	Default: Vss_3
V <sub>DD_3</sub>	48	Р	-	Default: V <sub>DD_3</sub>

#### Notes:

- 1. Type: I= input, O = output, P = power.
- 2. I/O Level: 5VT = 5V tolerant.
- 3. PD0/PD1 cannot be used for EXTI in this package.

## 2.6.4. GD32C103Tx QFN36 pin definitions

Table 2-6. GD32C103Tx LQFP36 pin definitions

	Pins	Pin I/O		
Pin Name		Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description
				Default: OSCIN
PD0-OSCIN	2	I	-	Remap: PD0 <sup>(3)</sup>
DD4 OCCOUR	2	0		Default: OSCOUT
PD1-OSCOUT	3	0	-	Remap: PD1 <sup>(3)</sup>
NRST	4	I/O	-	Default: NRST
V <sub>SSA</sub>	5	Р	1	Default: V <sub>SSA</sub>
$V_{DDA}$	6	Р	1	Default: V <sub>DDA</sub>
				Default: PA0
PA0-WKUP	7	I/O	-	Alternate: WKUP, USART1_CTS, ADC01_IN0,
				TIMER1_CH0, TIMER1_ETI, TIMER4_CH0
				Default: PA1
PA1	8	I/O	-	Alternate: USART1_RTS, ADC01_IN1,
				TIMER4_CH1, TIMER1_CH1
				Default: PA2
PA2	9	I/O	-	Alternate: USART1_TX, TIMER4_CH2,
				ADC01_IN2, TIMER1_CH2, SPI0_IO2
				Default: PA3
PA3	10	I/O	-	Alternate: USART1_RX, TIMER4_CH3,
				ADC01_IN3, TIMER1_CH3, SPI0_IO3
				Default: PA4
PA4	11	I/O	-	Alternate: SPI0_NSS, USART1_CK, DAC_OUT0,
				ADC01_IN4
PA5	12	I/O	-	Default: PA5
				Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1
PA6	13	I/O	_	Default: PA6
1710	10	., 0	<u> </u>	Alternate: SPI0_MISO, ADC01_IN6, TIMER2_CH0



		D:	1/0	GD32C 103XX Datastieet
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description
				Remap: TIMER0_BRKIN
				Default: PA7
PA7	14	I/O	-	Alternate: SPI0_MOSI, ADC01_IN7, TIMER2_CH1
				Remap: TIMER0_CH0_ON
				Default: PB0
PB0	15	I/O	-	Alternate: ADC01_IN8, TIMER2_CH2
				Remap: TIMER0_CH1_ON
				Default: PB1
PB1	16	I/O	-	Alternate: ADC01_IN9, TIMER2_CH3
				Remap: TIMER0_CH2_ON
PB2	17	I/O	5VT	Default: PB2, BOOT1
Vss_1	18	Р	-	Default: V <sub>SS_1</sub>
V <sub>DD_1</sub>	19	Р	-	Default: V <sub>DD_1</sub>
				Default: PA8
PA8	20	I/O	5VT	Alternate: USART0_CK, TIMER0_CH0, CK_OUT0,
				VCORE, USBFS_SOF, CTC_SYNC
				Default: PA9
PA9	21	I/O	5VT	Alternate: USART0_TX, TIMER0_CH1,
				USBFS_VBUS
				Default: PA10
PA10	22	I/O	5VT	Alternate: USART0_RX, TIMER0_CH2, USBFS_ID,
				V1REF
				Default: PA11
PA11	23	I/O	5VT	Alternate: USART0_CTS, CAN0_RX, USBFS_DM,
				TIMER0_CH3
				Default: PA12
PA12	24	I/O	5VT	Alternate: USART0_RTS, CAN0_TX, USBFS_DP,
				TIMER0_ETI
DA42	05	I/O	5VT	Default: JTMS, SWDIO
PA13	25			Remap: PA13
Vss_2	26	Р	-	Default: Vss_2
V <sub>DD_2</sub>	27	Р	-	Default: V <sub>DD_2</sub>
DA44	20	1/0	C) /T	Default: JTCK, SWCLK
PA14	28	I/O	5VT	Remap:PA14
				Default: JTDI
PA15	29	I/O	5VT	Remap: TIMER1_CH0, TIMER1_ETI, TIMER1_ETI,
				PA15, SPI0_NSS
DD2	30	I/O	5VT	Default: JTDO
PB3				Remap: TIMER1_CH1, PB3, SPI0_SCK
DB4	31	1/0	5VT	Default: NJTRST
PB4		I/O		Alternate: I2C0_TXFRAME



## GD32C103xx Datasheet

Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description
				Remap: TIMER2_CH0, PB4, SPI0_MISO
				Default: PB5
PB5	32	I/O	-	Alternate: I2C0_SMBA
				Remap: TIMER2_CH1, SPI0_MOSI, CAN1_RX
				Default: PB6
PB6	33	I/O	5VT	Alternate: I2C0_SCL, TIMER3_CH0
				Remap: USART0_TX, CAN1_TX, SPI0_IO2
				Default: PB7
PB7	34	I/O	5VT	Alternate: I2C0_SDA, TIMER3_CH1
				Remap: USART0_RX, SPI0_IO3
воото	35	I	-	Default: BOOT0
V <sub>SS_3</sub>	36	Р	-	Default: V <sub>SS_3</sub>
V <sub>DD_3</sub>	1	Р	-	Default: V <sub>DD_3</sub>

#### Notes:

- 1. Type: I= input, O = output, P = power.
- 2. I/O Level: 5VT = 5V tolerant.
- 3. PD0/PD1 cannot be used for EXTI in this package.



## 3. Functional description

### 3.1. Arm<sup>®</sup> Cortex<sup>®</sup>-M4 core

The Arm® Cortex®-M4 processor is a high performance embedded processor with DSP instructions which allow efficient signal processing and complex algorithm execution. It brings an efficient, easy-to-use blend of control and signal processing capabilities to meet the digital signal control markets demand. The processor is highly configurable enabling a wide range of implementations from those requiring floating point operations, memory protection and powerful trace technology to cost sensitive devices requiring minimal area, while delivering outstanding computational performance and an advanced system response to interrupts.

32-bit Arm® Cortex®-M4 processor core

- Up to 120 MHz operation frequency
- Single-cycle multiplication and hardware divider
- Floating Point Unit (FPU)
- Integrated DSP instructions
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M4 processor is based on the ARMv7-M architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex®-M4:

- Internal Bus Matrix connected with ICode bus, DCode bus, system bus, Private Peripheral Bus (PPB) and debug accesses (AHB-AP)
- Nested Vectored Interrupt Controller (NVIC)
- Flash Patch and Breakpoint (FPB)
- Data Watchpoint and Trace (DWT)
- Instrument Trace Macrocell (ITM)
- Serial Wire JTAG Debug Port (SWJ-DP)
- Trace Port Interface Unit (TPIU)

## 3.2. On-chip memory

- Up to 128 Kbytes of Flash memory
- Up to 32 KB of SRAM

The Arm® Cortex®-M4 processor is structured in Harvard architecture which can use separate buses to fetch instructions and load/store data. 128 Kbytes of inner Flash at most is available for storing programs and data. <u>Table 2-2. GD32C103xx memory map</u> shows the memory of the GD32C103xx series of devices, including Flash, SRAM, peripheral, and other predefined regions.



### 3.3. Clock, reset and supply management

- Internal 8 MHz factory-trimmed RC and external 4 to 32 MHz crystal oscillator
- Internal 48 MHz RC oscillator
- Internal 40 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator
- 1.71 to 3.6 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control Unit (CCU) provides a range of oscillator and clock functions. These include internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the frequency configuration of the AHB and two APB domains. The maximum frequency of the two AHB domains are 120MHz. The maximum frequency of the two APB domains including APB1 is 60 MHz and APB2 is 120 MHz. See <u>Figure 2-6.</u>

GD32C103xx clock tree for details on the clock tree.

The Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor core and peripheral IP components. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from 1.66V/down to 1.62V. The device remains in reset mode when V<sub>DD</sub> is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

#### Power supply schemes:

- V<sub>DD</sub> range: 1.71 to 3.6 V, external power supply for I/Os and the internal regulator. Provided externally through V<sub>DD</sub> pins.
- VDDA range: 1.71 to 3.6 V, external analog power supplies for ADC, reset blocks, RCs and PLL VDDA and VssA must be connected to VDD and Vss, respectively.
- VBAT range: 1.71 to 3.6 V, power supply for RTC, external clock 32.768 KHz oscillator and backup registers (through power switch) when VDD is not present.

#### 3.4. Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from main flash memory (default)
- Boot from system memory
- Boot from on-chip SRAM

In default condition, boot from main Flash memory is selected. The boot loader is located in the internal boot ROM memory (system memory). It is used to reprogram the Flash memory by using USART0 (PA9 and PA10).



### 3.5. Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are Sleep mode, Deep-sleep mode, and Standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

#### ■ Sleep mode

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

#### ■ **Deep-sleep** mode

In deep-sleep mode, all clocks in the 1.2V domain are off, and all of the high speed crystal oscillator (IRC8M, IRC48M, HXTAL) and PLL are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm, the LVD output, and USB wakeup. When exiting the deep-sleep mode, the IRC8M is selected as the system clock.

#### ■ Standby mode

In standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of IRC8M, IRC48M, HXTAL and PLL are disabled. The contents of SRAM and registers (except Backup Registers) are lost. There are four wakeup sources for the standby mode, including the external reset from NRST pin, the RTC, the FWDG reset, and the rising edge on WKUP pin.

## 3.6. Analog to digital converter (ADC)

- 12-bit SAR ADC's conversion rate is up to 3 MSPS
- 12-bit, 10-bit, 8-bit or 6-bit configurable resolution
- Hardware oversampling ratio adjustable from 2 to 256x improves resolution to 16-bit
- Input voltage range: VREF- to VREF+
- Temperature sensor

Up to two 12-bit 3 MSPS multi-channel ADCs are integrated in the device. It has a total of 18 multiplexed channels: 16 external channels, 1 channel for internal temperature sensor (V<sub>SENSE</sub>), 1 channel for internal reference voltage (V<sub>REFINT</sub>, V<sub>REFINT</sub> = 1.2V). The input voltage range is from V<sub>REF-</sub> to V<sub>REF+</sub>. An on-chip hardware oversampling scheme improves performance while off-loading the related computational burden from the CPU. An analog watchdog block can be used to detect the channels, which are required to remain within a specific threshold window. A configurable channel management block can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced use.

The ADC can be triggered from the events generated by the general level 0 timers (TIMERx, x=1, 2, 3) and the advanced timers (TIMER0 and TIMER7) with internal connection. The



temperature sensor can be used to generate a voltage that varies linearly with temperature. It is internally connected to the ADC\_IN16 input channel which is used to convert the sensor output voltage in a digital value.

# 3.7. Digital to analog converter (DAC)

- 12-bit DAC with independent output channels
- 8-bit or 12-bit mode in conjunction with the DMA controller

The 12-bit buffered DAC is used to generate variable analog outputs. The DAC channels can be triggered by the timer or EXTI with DMA support. In dual DAC channel operation, conversions could be done independently or simultaneously. The maximum output value of the DAC is VREF+.

#### 3.8. DMA

- 7 channel DMA0 controller and 5 channel DMA1 controller
- Peripherals supported: Timers, ADC, SPIs, I2Cs, USARTs, DAC, I2S

The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory.

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.

# 3.9. General-purpose inputs/outputs (GPIOs)

- Up to 80 fast GPIOs, all mappable on 16 external interrupt lines
- Analog input/output configurable
- Alternate function input/output configurable

There are up to 80 general purpose I/O pins (GPIO) in GD32C103xx, named PA0 ~ PA15, PB0 ~ PB15, PC0 ~ PC15, PD0 ~ PD15 and PE0 ~ PE15 to implement logic input/output functions. Each of the GPIO ports has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the Interrupt/event controller (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current capable except for analog inputs.



#### 3.10. Timers and PWM generation

- Two 16-bit advanced timer (TIMER0 & TIMER7), ten 16-bit general timers (TIMER1 ~ TIMER4, TIMER8 ~ TIMER13), and two 16-bit basic timer (TIMER5 & TIMER6)
- Up to 4 independent channels of PWM, output compare or input capture for each general timer and external trigger input
- 16-bit, motor control PWM advanced timer with programmable dead-time generation for output match
- Encoder interface controller with two inputs using quadrature decoder
- 24-bit SysTick timer down counter
- 2 watchdog timers (free watchdog timer and window watchdog timer)

The advanced timer (TIMER0 & TIMER7) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general timer. The 4 independent channels can be used for input capture, output compare, PWM generation (edge-aligned or center-aligned counting modes) and single pulse mode output. If configured as a general 16-bit timer, it has the same functions as the TIMERx timer. It can be synchronized with external signals or to interconnect with other general timers together which have the same architecture and features.

The general timer, can be used for a variety of purposes including general time, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. TIMER1 ~ TIMER4 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER8 ~ TIMER13 is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. The general timer also supports an encoder interface with two inputs using quadrature decoder.

The basic timer, known as TIMER5 &TIMER6, are mainly used for DAC trigger generation. They can also be used as a simple 16-bit time base.

The GD32C103xx have two watchdog peripherals, free watchdog timer and window watchdog timer. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and an 8-bit prescaler. It is clocked from an independent 40 KHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog timer is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wakeup interrupt capability and the counter can be frozen in debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter. It features:



- A 24-bit down counter
- Auto reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

#### 3.11. Real time clock (RTC)

- 32-bit up-counter with a programmable 20-bit prescaler
- Alarm function
- Interrupt and wake-up event

The real time clock is an independent timer which provides a set of continuously running counters which can be used with suitable software to provide a clock calendar function, and provides an alarm interrupt and an expected interrupt. The RTC features a 32-bit programmable counter for long-term measurement using the compare register to generate an alarm. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 KHz from external crystal oscillator.

## 3.12. Inter-integrated circuit (I2C)

- Up to two I2C bus interfaces can support both master and slave mode with a frequency up to 1 MHz (Fast mode plus)
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides several data transfer rates: up to 100 KHz of standard mode, up to 400 KHz of the fast mode and up to 1 MHz of the fast mode plus. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking for I2C data.

# 3.13. Serial peripheral interface (SPI)

- Up to three SPI interfaces with a frequency of up to 30 MHz
- Support both master and slave mode
- Hardware CRC calculation and transmit automatic CRC error checking
- Quad-SPI configuration available in master mode (only in SPI0)
- SPI TI mode and NSS pulse mode supported



The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking.

# 3.14. Universal synchronous asynchronous receiver transmitter (USART)

- Up to three USARTs and two UARTs with operating frequency up to 7.5MBits/s
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- USARTs support ISO 7816-3 compliant smart card interface

The USART (USART0, USART1 and USART2) and UART (UART3 & UART4) are used to translate data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART/UART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART transmitter and receiver. The USART/UART also supports DMA function for high speed data communication except UART4.

# 3.15. Inter-IC sound (I2S)

- Two I2S bus interfaces with sampling frequency from 8 KHz to 192 KHz
- Support either master or slave mode

The Inter-IC sound (I2S) bus provides a standard communication interface for digital audio applications by 3-wire serial lines. GD32C103xx contain two I2S-bus interfaces that can be operated with 16/32 bit resolution in master or slave mode, pin multiplexed with SPI1 and SPI2. The audio sampling frequency from 8 KHz to 192 KHz is supported.

# 3.16. Universal serial bus full-speed interface (USBFS)

- One full-speed USB Interface with frequency up to 12 Mbit/s
- Internal 48 MHz oscillator support crystal-less operation
- Internal main PLL for USB CLK compliantly

The Universal Serial Bus (USB) is a 4-wire bus with 4 bidirectional endpoints. The device controller enables 12 Mbit/s data exchange with integrated transceivers. Transaction formatting is performed by the hardware, including CRC generation and checking. It supports



device modes. The status of a completed USB transfer or error condition is indicated by status registers. An interrupt is also generated if enabled. The required precise 48 MHz clock which can be generated from the internal main PLL (the clock source must use an HXTAL crystal oscillator) or by the internal 48 MHz oscillator in automatic trimming mode that allows crystalless operation.

#### 3.17. Controller area network (CAN)

- Two CAN interface supports the CAN protocols version 2.0A, 2.0B, ISO11891-1:2015 and BOSCH CAN FD specification with communication frequency up to 1 Mbit/s of classic frames and 6 Mbit/s of FD frames
- Internal main PLL for CAN CLK compliantly

Controller area network (CAN) is a method for enabling serial communication in field bus. The CAN protocol has been used extensively in industrial automation and automotive applications. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. Each CAN has three mailboxes for transmission and two FIFOs of three message deep for reception. It also provides 28 scalable/configurable identifier filter banks for selecting the incoming messages needed and discarding the others.

### 3.18. External memory controller (EXMC)

- Supported external memory: SRAM, PSRAM, ROM and NOR-Flash
- Up to 16-bit data bus
- Support to interface with Motorola 6800 and Intel 8080 type LCD directly

External memory controller (EXMC) is an abbreviation of external memory controller. It is divided in to several sub-banks for external device support, each sub-bank has its own chip selection signal but at one time, only one bank can be accessed. The EXMC support code execution from external memory. The EXMC also can be configured to interface with the most common LCD module of Motorola 6800 and Intel 8080 series and reduce the system cost and complexity.

# 3.19. Debug mode

■ Serial wire JTAG debug port (SWJ-DP)

The Arm® SWJ-DP Interface is embedded and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

# 3.20. Package and operation temperature

LQFP100 (GD32C103Vx), LQFP64 (GD32C103Rx) and LQFP48 (GD32C103Cx) QFN36



(GD32C103Tx)

■ Operation temperature range: -40°C to +85°C (industrial level)



#### 4. Electrical characteristics

# 4.1. Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 4-1. Absolute maximum ratings(1)(4)

Symbol	Parameter	Min	Max	Unit
$V_{DD}$	External voltage range <sup>(2)</sup>	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 3.6	V
$V_{DDA}$	External analog supply voltage	V <sub>SSA</sub> - 0.3	V <sub>SSA</sub> + 3.6	V
V <sub>BAT</sub>	External battery supply voltage	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 3.6	V
\/	Input voltage on 5V tolerant pin <sup>(3)</sup>	V <sub>SS</sub> - 0.3	V <sub>DD</sub> + 3.6	V
Vin	Input voltage on other I/O	Vss - 0.3	3.6	V
AV <sub>DDX</sub>	Variations between different V <sub>DD</sub> power pins	_	50	mV
Vssx -Vss	Variations between different ground pins	_	50	mV
lio	Maximum current for GPIO pins	_	±25	mA
TA	Operating temperature range	-40	+85	°C
	Power dissipation at T <sub>A</sub> = 85°C of LQFP100	_	813	
	Power dissipation at T <sub>A</sub> = 85°C of LQFP64	_	733	m\//
P <sub>D</sub>	Power dissipation at T <sub>A</sub> = 85°C of LQFP48	_	574	mW
	Power dissipation at T <sub>A</sub> = 85°C of QFN36	_	1086	
T <sub>STG</sub>	Storage temperature range	-65	+150	°C
TJ	Maximum junction temperature		125	°C

<sup>(1)</sup> Guaranteed by design, not tested in production.

# 4.2. Operating conditions characteristics

Table 4-2. DC operating conditions

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit
$V_{DD}$	Supply voltage	_	1.71	3.3	3.6	٧
\/	Analog supply voltage ADC not used		1.71	3.3	3.6	\/
V <sub>DDA</sub>	Analog supply voltage ADC used	_	2.4	3.3	3.6	V
V <sub>BAT</sub>	Battery supply voltage	_	1.71	_	3.6	V

<sup>(1)</sup> Guaranteed by design, not tested in production.


Figure 4-1. Recommended power supply decoupling capacitors(1)(2)

<sup>(2)</sup> All main power and ground pins should be connected to an external power source within the allowable range.

<sup>(3)</sup>  $V_{IN}$  maximum value cannot exceed 5.5 V.

<sup>(4)</sup> It is recommended that  $V_{DD}$  and  $V_{DDA}$  are powered by the same source. The maximum difference between  $V_{DD}$  and  $V_{DDA}$  does not exceed 300 mV during power-up and operation.





- (1) The  $V_{REF+}$  and  $V_{REF-}$  pins are only available on no less than 100-pin packages, or else the  $V_{REF+}$  and  $V_{REF-}$  pins are not available and internally connected to  $V_{DDA}$  and  $V_{SSA}$  pins.
- (2) All decoupling capacitors need to be as close as possible to the pins on the PCB board.

Table 4-3. Clock frequency<sup>(1)</sup>

Symbol Parameter  fhclk AHB clock frequency		Conditions	Min	Max	Unit
		_	_	120	MHz
f <sub>APB1</sub>	APB1 clock frequency	_	_	60	MHz
f <sub>APB2</sub>	APB2 clock frequency	_	_	120	MHz

<sup>(1)</sup> Guaranteed by design, not tested in production.

Table 4-4. Operating conditions at Power up/ Power down<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
	V <sub>DD</sub> rise time rate		0	8	us/V
t∨DD	V <sub>DD</sub> fall time rate	_	20	8	μ5/ ν

<sup>(1)</sup> Guaranteed by design, not tested in production.

Table 4-5. Start-up timings of Operating conditions (1)(2)(3)

Symbol	Parameter	Conditions	Тур	Unit
t <sub>start-up</sub>	Start-up time	Clock source from HXTAL	468	
	Start-up time	Clock source from IRC8M	86.8	μs

- (1) Based on characterization, not tested in production.
- (2) After power-up, the start-up time is the time between the rising edge of NRST high and the first I/O instruction conversion in SystemInit function.
- (3) PLL is off.

Table 4-6. Power saving mode wakeup timings characteristics<sup>(1)(2)</sup>

Symbol	Parameter	Тур	Unit
t <sub>Sleep</sub>	Wakeup from Sleep mode	4.3	
t <sub>Deep-sleep</sub>	Wakeup from Deep-sleep mode(LDO On)	18.0	μs



Symbol	Parameter	Тур	Unit
	Wakeup from Deep-sleep mode (LDO in low power mode)		
tstandby	Wakeup from Standby mode	82.0	

<sup>(1)</sup> Based on characterization, not tested in production.

## 4.3. Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

Table 4-7. Power consumption characteristics (2)(3)(4)(5)

Symbol	Parameter	Conditions	Min	Typ <sup>(1)</sup>	Max	Unit
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz, System clock=120 MHz, All peripherals enabled	_	28.1	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 120 MHz, All peripherals disabled	_	16.0	_	mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz, System clock = 108 MHz, All peripherals enabled	_	24.6	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 108 MHz, All peripherals disabled	_	14.7	_	mA
IDD+IDDA	Supply current	V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz, System clock = 96 MHz, All peripherals enabled	_	22.3	_	mA
IDD+IDDA	(Run mode)	$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 96 MHz, All peripherals disabled	_	13.6	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 72 MHz, All peripherals enabled	_	17.2	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 72 MHz, All peripherals disabled	_	10.8	_	mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals enabled	_	12.3	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 48 MHz, All peripherals disabled	_	8.1	_	mA

<sup>(2)</sup> The wakeup time is measured from the wakeup event to the point at which the application code reads the first instruction under the below conditions:  $V_{DD} = V_{DDA} = 3.3 \text{ V}$ , IRC8M = System clock = 8 MHz.



# GD32C103xx Datasheet

Cumbal	Darameter	Canditions	Min	T(1)	Max	Heit	
Symbol	Parameter	Conditions	Min	Typ <sup>(1)</sup>	Max	Unit	
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$					
		System clock = 36 MHz, All peripherals	_	9.8	_	mA	
		enabled					
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$					
		System clock = 36 MHz, All peripherals	_	6.7	_	mA	
		disabled					
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$					
		System clock = 24 MHz, All peripherals	_	7.4	_	mA	
		enabled					
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$					
		System clock = 24 MHz, All peripherals	_	5.3	_	mA	
		disabled					
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$					
		System clock = 16 MHz, All peripherals	_	5.7	_	mΑ	
		enabled					
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$					
		System clock = 16 MHz, All peripherals	_	4.4	_	mA	
		disabled					
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$					
		System clock = 8 MHz, All peripherals	_	4.1	_	mA	
		enabled					
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$					
		System clock = 8 MHz, All peripherals	_	3.4	_	mΑ	
		disabled					
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 4 \text{ MHz,}$					
		System clock = 4 MHz, All peripherals	_	1.3	_	mA	
		enabled					
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 4 \text{ MHz,}$					
		System clock = 4 MHz, All peripherals	_	1.0	_	mΑ	
		disabled					
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 2 \text{ MHz,}$					
		System clock = 2 MHz, All peripherals	_	0.9	_	mA	
		enabled					
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 2 MHz,					
		System Clock = 2 MHz, All peripherals	_	0.7	_	mA	
		disabled					
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz,					
		System Clock = 120 MHz, CPU clock off, All	_	20.5	_	mA	
	Supply current	peripherals enabled					
	(Sleep mode)	V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz,					
		System Clock = 120 MHz, CPU clock off, All	_	6.9	_	mA	
		peripherals disabled					
ļ.	•						





	GD32C103XXD					
Symbol	Parameter	Conditions	Min	Typ <sup>(1)</sup>	Max	Unit
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz, System Clock = 108 MHz, CPU clock off, All peripherals enabled		18.6	-	mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz, System Clock = 108 MHz, CPU clock off, All peripherals disabled	l	6.4	ı	mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz, System Clock = 96 MHz, CPU clock off, All peripherals enabled		16.5		mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz, System Clock = 96 MHz, CPU clock off, All peripherals disabled		5.8		mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz, System Clock = 72 MHz, CPU clock off, All peripherals enabled	_	13	_	mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz, System Clock = 72 MHz, CPU clock off, All peripherals disabled	_	5	_	mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz, System Clock = 48 MHz, CPU clock off, All peripherals enabled	_	9.5	_	mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz, System Clock = 48 MHz, CPU clock off, All peripherals disabled	_	4.1	_	mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz, System Clock = 36 MHz, CPU clock off, All peripherals enabled	_	7.7	_	mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz, System Clock = 36 MHz, CPU clock off, All peripherals disabled	_	3.7	_	mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz, System Clock = 24 MHz, CPU clock off, All peripherals enabled	_	5.9	_	mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz, System Clock = 24 MHz, CPU clock off, All peripherals disabled	_	3.3	_	mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz, System Clock = 16 MHz, CPU clock off, All peripherals enabled	_	4.8	_	mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz, System Clock = 16 MHz, CPU clock off, All peripherals disabled	_	3	_	mA





Symbol	Paramotor	Conditions	Min	Typ <sup>(1)</sup>		Unit
Symbol	Parameter		IVIII	ı yp	Max	Unit
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz, System Clock = 8 MHz, CPU clock off, All peripherals enabled	_	3.6	_	mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz, System Clock = 8 MHz, CPU clock off, All peripherals disabled	_	2.7	_	mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 4 MHz, System Clock = 4 MHz, CPU clock off, All peripherals enabled	_	1.1	_	mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 4 MHz, System Clock = 4 MHz, CPU clock off, All peripherals disabled	_	0.6	_	mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 2 MHz, System Clock = 2 MHz, CPU clock off, All peripherals enabled	_	0.8	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 2 \text{ MHz},$ System Clock = 2 MHz, CPU clock off, All peripherals disabled	_	0.6	_	mA
	Supply current	V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, LDO in normal power mode, IRC40K off, RTC off, All GPIOs analog mode	ı	41.8	550	μΑ
	(Deep-Sleep mode)	$V_{DD} = V_{DDA} = 3.3 \text{ V}$ , LDO in low power mode, IRC40K off, RTC off, All GPIOs analog mode	ı	31.8	550	μΑ
		$V_{\text{DD}} = V_{\text{DDA}} = 3.3 \text{ V, LXTAL off, IRC40K on,}$ RTC on		2.1	11	μA
	Supply current (Standby mode)	$V_{\text{DD}} = V_{\text{DDA}} = 3.3 \text{ V, LXTAL off, IRC40K on,}$ RTC off	_	2.0	11	μΑ
	·	$\label{eq:VDD} V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC40K off,} \\ RTC \text{ off}$		1.5	11	μΑ
		$V_{DD}$ off, $V_{DDA}$ off, $V_{BAT}$ = 3.6 V, LXTAL on with external crystal, RTC on, LXTAL High driving	_	1.6	_	μΑ
Battery supply  IBAT current (Backup mode)	$V_{\text{DD}}$ off, $V_{\text{DDA}}$ off, $V_{\text{BAT}} = 3.3 \text{ V}$ , LXTAL on with external crystal, RTC on, LXTAL High driving	_	1.4	_	μΑ	
	$V_{DD}$ off, $V_{DDA}$ off, $V_{BAT}$ = 2.5 V, LXTAL on with external crystal, RTC on, LXTAL High driving	_	1.3	_	μА	
	V <sub>DD</sub> off, V <sub>DDA</sub> off, V <sub>BAT</sub> = 1.71 V, LXTAL on with external crystal, RTC on, LXTAL High driving	_	1.2	_	μА	



#### GD32C103xx Datasheet

	05020					
Symbol	Parameter	Conditions	Min	Typ <sup>(1)</sup>	Max	Unit
		$V_{DD}$ off, $V_{DDA}$ off, $V_{BAT} = 3.6 \text{ V}$ , LXTAL on				
		with external crystal, RTC on, LXTAL	_	1.3	_	μΑ
		Medium High driving				
		$V_{DD}$ off, $V_{DDA}$ off, $V_{BAT} = 3.3 \text{ V}$ , LXTAL on				
		with external crystal, RTC on, LXTAL	_	1.1	_	μΑ
		Medium High driving				
		$V_{DD}$ off, $V_{DDA}$ off, $V_{BAT} = 2.5 \text{ V}$ , LXTAL on				
		with external crystal, RTC on, LXTAL	_	1.0	_	μΑ
		Medium High driving				
		V <sub>DD</sub> off, V <sub>DDA</sub> off, V <sub>BAT</sub> = 1.71 V, LXTAL on				
		with external crystal, RTC on, LXTAL	_	0.9	_	μΑ
		Medium High driving				
		V <sub>DD</sub> off, V <sub>DDA</sub> off, V <sub>BAT</sub> = 3.6 V, LXTAL on				
		with external crystal, RTC on, LXTAL	_	1.0	_	μΑ
		Medium Low driving				
		V <sub>DD</sub> off, V <sub>DDA</sub> off, V <sub>BAT</sub> = 3.3 V, LXTAL on				
		with external crystal, RTC on, LXTAL	_	0.9	_	μΑ
		Medium Low driving				
		V <sub>DD</sub> off, V <sub>DDA</sub> off, V <sub>BAT</sub> = 2.5 V, LXTAL on				
		with external crystal, RTC on, LXTAL	_	0.7	_	μΑ
		Medium Low driving				
		V <sub>DD</sub> off, V <sub>DDA</sub> off, V <sub>BAT</sub> = 1.71 V, LXTAL on				
		with external crystal, RTC on, LXTAL	_	0.6	_	μA
		Medium Low driving				
		V <sub>DD</sub> off, V <sub>DDA</sub> off, V <sub>BAT</sub> = 3.6 V, LXTAL on				
		with external crystal, RTC on, LXTAL Low	_	0.9	_	μA
		driving				
		V <sub>DD</sub> off, V <sub>DDA</sub> off, V <sub>BAT</sub> = 3.3 V, LXTAL on				
		with external crystal, RTC on, LXTAL Low	_	8.0	_	μΑ
		driving				
		V <sub>DD</sub> off, V <sub>DDA</sub> off, V <sub>BAT</sub> = 2.5 V, LXTAL on				
		with external crystal, RTC on, LXTAL Low	_	0.6	_	μΑ
		driving				
		V <sub>DD</sub> off, V <sub>DDA</sub> off, V <sub>BAT</sub> = 1.71 V, LXTAL on				
		with external crystal, RTC on, LXTAL Low	_	0.5	_	μΑ
		driving				
	<u> </u>	not tosted in production		1		

- (1) Based on characterization, not tested in production.
- (2) Unless otherwise specified, all values given for  $T_A$  = 25  $\,^{\circ}$ C and test result is mean value.
- (3) When System Clock is less than 4 MHz, an external source is used, and the HXTAL bypass function is needed, no PLL.
- (4) When System Clock is greater than 8 MHz, a crystal 25 MHz is used, and the HXTAL bypass function is closed, using PLL.
- (5) When analog peripheral blocks such as ADCs, DACs, HXTAL, LXTAL, IRC8M, or IRC40K are ON, an additional power consumption should be considered.






Figure 4-2. Typical supply current consumption in Run mode







Table 4-8. Peripheral current consumption characteristics<sup>(1)</sup>

Peripherials <sup>(4)</sup>		Typical consumption at 25 °C (TYP)			
APB1	DAC <sup>(2)</sup>	0.44	mA		





		GD32C 103XX Datas	
	Peripherials <sup>(4)</sup>	Typical consumption at 25 °C (TYP)	Uni
_	PMU	0.18	
	BKPI	0.38	
	CAN1	0.3	
	CAN0	0.32	
	I2C1	0.77	
	I2C0	0.77	
	UART4	0.78	
	UART3	0.78	
	USART2	0.78	
	USART1	0.78	_
	SPI2	0.72	
	SPI1	0.78	
_	WWDGT	0.03	
_	TIMER13	0.32	1
	TIMER12	0.3	
	TIMER11	0.31	
	TIMER6	0.05	
_	TIMER5	0.04	1
_	TIMER4	0.38	
_	TIMER3	0.37	
	TIMER2	0.36	1
	TIMER1	0.37	1
ADDAPB1	CTC	0.68	1
/ LDD/ (I D)	TIMER10	0.56	
		0.58	
_	TIMER9		
	TIMER8	0.6	-
	USART0	0.52	-
_	TIMER7	0.87	-
_	SPI0	0.09	4
	TIMER0	0.65	=
APB2	ADC1 <sup>(3)</sup>	1.36	
	ADC0 <sup>(3)</sup>	1.35	
	GPIOE	0.18	
	GPIOD	0.19	
	GPIOC	0.2	
	GPIOB	0.18	
	GPIOA	0.19	
	GPIOF	0.04	
	USBFS	1.48	
АНВ	EXMC	0.29	
	CRC	0.03	



		Typical consumption at 25 °C (TYP)	Unit
	DMA1	0.31	
	DMA0	0.39	

- (1) Based on characterization, not tested in production.
- (2) DEN0 and DEN1 bits in the DAC\_CTL register are set to 1, and the converted value set to 0x800.
- (3) System clock =  $f_{HCLK}$  = 72 MHz,  $f_{APB1}$  =  $f_{HCLK}/2$ ,  $f_{APB2}$  =  $f_{HCLK}$ ,  $f_{ADCCLK}$  =  $f_{APB2}/2$ , ADCON bit is set to 1.
- (4) If there is no other description, then HXTAL = 25 MHz, system clock =  $f_{HCLK}$  = 120 MHz,  $f_{APB1}$  =  $f_{HCLK}$ /2,  $f_{APB2}$  =  $f_{HCLK}$ .

#### 4.4. EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is given in the <u>Table 4-9. EMS characteristics</u>(1), based on the EMS levels and classes compliant with IEC 61000 series standard.

Table 4-9. EMS characteristics(1)

Symbol	Parameter	Conditions	Level/Class
	Voltage applied to all device pins to	$V_{DD} = 3.3 \text{ V}, T_A = 25 \text{ °C},$	
$V_{ESD}$	induce a functional disturbance	LQFP100, f <sub>HCLK</sub> = 120 MHz	ЗА
	induce a functional disturbance	conforms to IEC 61000-4-2	
	Fast transient voltage burst applied to	V <sub>DD</sub> = 3.3 V, T <sub>A</sub> = 25 °C,	
$V_{FTB}$	induce a functional disturbance through	LQFP100, f <sub>HCLK</sub> = 120 MHz	4A
	100 pF on $V_{DD}$ and $V_{SS}$ pins	conforms to IEC 61000-4-4	

<sup>(1)</sup> Based on characterization, not tested in production.

EMI (Electromagnetic Interference) emission test result is given in the <u>Table 4-10. EMI</u> <u>characteristics</u><sup>(1)</sup>, The electromagnetic field emitted by the device are monitored while an application, executing EEMBC code, is running. The test is compliant with SAE J1752-3:2017 standard which specifies the test board and the pin loading.

Table 4-10. EMI characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Tested frequency band	Max vs. [fhxtal/fhclk] 8/120 MHz	Unit	
		$V_{DD}$ = 3.6 V, $T_A$ = +20 °C,	0.15 MHz to 30 MHz	-2.86		
Semi	Peak level	LQFP100, f <sub>HCLK</sub> = 120	30 MHz to 130 MHz	2.13	dBuV	
<b>J</b> EIWII		MHz, conforms to SAE J1752-3:2017		130 MHz to 1 GHz	5.03	

<sup>(1)</sup> Based on characterization, not tested in production.



# 4.5. Power supply supervisor characteristics

Table 4-11. Power supply supervisor characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		LVDT<2:0> = 000(rising edge)		2.07	1	
		LVDT<2:0> = 000(falling edge)	_	1.97	_	
		LVDT<2:0> = 001(rising edge)	_	2.2	_	
		LVDT<2:0> = 001(falling edge)	_	2.1		
		LVDT<2:0> = 010(rising edge)	_	2.34	_	
		LVDT<2:0> = 010(falling edge)	_	2.24		
		LVDT<2:0> = 011(rising edge)	_	2.47	_	
) (1)	Low voltage	LVDT<2:0> = 011(falling edge)	_	2.37		\
$V_{LVD}^{(1)}$	Detector Threshold	LVDT<2:0> = 100(rising edge)	_	2.61		V
		LVDT<2:0> = 100(falling edge)	_	2.51	_	
		LVDT<2:0> = 101(rising edge)	_	2.74		
		LVDT<2:0> = 101(falling edge)	_	2.64	_	
		LVDT<2:0> = 110(rising edge)	_	2.88	_	
		LVDT<2:0> = 110(falling edge)	_	2.78	_	
		LVDT<2:0> = 111(rising edge)	_	3.01	_	
		LVDT<2:0> = 111(falling edge)	_	2.91	_	
V <sub>LVDhyst</sub> <sup>(2)</sup>	LVD hystersis	_	_	100	_	mV
V <sub>POR</sub> <sup>(1)</sup>	Power on reset threshold		_	1.67	_	V
V <sub>PDR</sub> <sup>(1)</sup> Power down reset threshold		_	_	1.62	_	V
V <sub>PDRhyst</sub> <sup>(2)</sup>	PDR hysteresis		_	40	_	mV
trsttempo(2)	Reset temporization		1	2		ms

<sup>(1)</sup> Based on characterization, not tested in production.

# 4.6. Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity.

<sup>(2)</sup> Guaranteed by design, not tested in production.



Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up (LU) test is based on the two measurement methods.

Table 4-12. ESD characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
V <sub>ESD(HBM)</sub>	Electrostatic discharge	T <sub>A</sub> = 25 °C;					5000	V
	voltage (human body model)	JS-001-2014	_	_	3000	V		
\/	Electrostatic discharge	T <sub>A</sub> = 25 °C;			900	\/		
VESD(CDM)	voltage (charge device model)	JS-002-2014	_	_	800	V		

<sup>(1)</sup> Based on characterization, not tested in production.



Table 4-13. Static latch-up characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
111	I-test	T <sub>A</sub> = 25 °C; JESD78	_	_	±200	mA
LU	V <sub>supply</sub> over voltage		_	_	5.4	V

<sup>(1)</sup> Based on characterization, not tested in production.

#### 4.7. External clock characteristics

Table 4-14. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HXTAL</sub> <sup>(1)</sup>	Crystal or ceramic frequency	$1.71 \le V_{DD} \le 3.6 \text{ V}$	4	8	32	MHz
R <sub>F</sub> <sup>(2)</sup>	Feedback resistor	$V_{DD} = 3.3 \text{ V}$	_	400	_	kΩ
	Recommended matching					
CHXTAL <sup>(2) (3)</sup>	capacitance on OSCIN and		_	_ 20	30	pF
	OSCOUT					
Ducy <sub>(HXTAL)</sub> <sup>(2)</sup>	Crystal or ceramic duty cycle	_	30	50	70	%
g <sub>m</sub> <sup>(2)</sup>	Oscillator transconductance	Startup	_	25	_	mA/V
I== an= (1)	Crystal or ceramic operating	V <sub>DD</sub> = 3.3 V		1.1		mA
I <sub>DD(HXTAL)</sub> (1)	current	יטט – ט.ט <b>v</b>		1.1		IIIA
tsuhxtal <sup>(1)</sup>	Crystal or ceramic startup time	$V_{DD} = 3.3 \text{ V}$	_	1.8	_	ms

<sup>(1)</sup> Based on characterization, not tested in production.

Table 4-15. High speed external clock characteristics (HXTAL in bypass mode)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HXTAL_ext</sub> <sup>(1)</sup>	External clock source or oscillator	V <sub>DD</sub> = 3.3 V 1	4		50	MHz
	frequency		Į.		50	IVIITZ
V <sub>HXTALH</sub> <sup>(2)</sup>	OSCIN input pin high level voltage	V <sub>DD</sub> = 3.3 V	0.7 V <sub>DD</sub>	_	$V_{DD}$	٧
V <sub>HXTALL</sub> <sup>(2)</sup>	OSCIN input pin low level voltage	VDD - 3.3 V	Vss	_	$0.3~V_{DD}$	V
t <sub>H/L(HXTAL)</sub> (2)	OSCIN high or low time	_	5	_	_	ns
t <sub>R/F(HXTAL)</sub> (2)	OSCIN rise or fall time	_	_	_	10	ns
C <sub>IN</sub> <sup>(2)</sup>	OSCIN input capacitance	_	_	5	_	pF
Ducy <sub>(HXTAL)</sub> (2)	Duty cycle	_	40	_	60	%

<sup>(1)</sup> Based on characterization, not tested in production.

<sup>(2)</sup> Guaranteed by design, not tested in production.

<sup>(3)</sup> C<sub>HXTAL1</sub> = C<sub>HXTAL2</sub> = 2\*(C<sub>LOAD</sub> - C<sub>S</sub>), For C<sub>HXTAL1</sub> and C<sub>HXTAL2</sub>, it is recommended matching capacitance on OSCIN and OSCOUT. For C<sub>LOAD</sub>, it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For C<sub>S</sub>, it is PCB and MCU pin stray capacitance.

<sup>(2)</sup> Guaranteed by design, not tested in production.



Table 4-16. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>LXTAL</sub> <sup>(1)</sup>	Crystal or ceramic frequency	V <sub>DD</sub> = 3.3 V		32.768		kHz
C <sub>LXTAL</sub> <sup>(2)</sup> (3)	Recommended matching capacitance on OSC32IN and OSC32OUT	_	_	10	_	pF
Ducy <sub>(LXTAL)</sub> (2)	Crystal or ceramic duty cycle	_	30	_	70	%
(0)		Lower driving capability	_	4	_	
	Oscillator	Medium low driving capability	1	6	1	۸ /\ /
gm <sup>(2)</sup>	transconductance	Medium high driving capability	1	12	1	μA/V
		Higher driving capability	-	18	_	
		Lower driving capability		0.7		
. (1)	Crystal or ceramic	Medium low driving capability	1	0.8	1	
I <sub>DDLXTAL</sub> <sup>(1)</sup>	operating current	Medium high driving capability	1	1.1	1	μA
		Higher driving capability		1.4	_	
tsulxtal <sup>(1) (4)</sup>	Crystal or ceramic startup time	_	_	1.8	_	s

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3)  $C_{LXTAL1} = C_{LXTAL2} = 2*(C_{LOAD} C_S)$ , For  $C_{LXTAL1}$  and  $C_{LXTAL2}$ , it is recommended matching capacitance on OSC32IN and OSC32OUT. For  $C_{LOAD}$ , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For  $C_S$ , it is PCB and MCU pin stray capacitance.
- (4) tsulxtal is the startup time measured from the moment it is enabled (by software) to the 32.768 kHz oscillator stabilization flags is SET. This value varies significantly with the crystal manufacturer.

Table 4-17.Low speed external user clock characteristics (LXTAL in bypass mode)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
<b>f</b> (1)	External clock source or	V <sub>DD</sub> = 3.3 V		32.768	1000	kHz
f <sub>LXTAL_ext</sub> <sup>(1)</sup>	oscillator frequency	V <sub>DD</sub> - 3.3 V		32.700	1000	KHZ
(2)	OSC32IN input pin high level		0.7.1/		V	
V <sub>LXTALH</sub> <sup>(2)</sup>	voltage	_	0.7 V <sub>DD</sub>		$V_{DD}$	V
(2)	OSC32IN input pin low level		.,		0.2.1/	V
V <sub>LXTALL</sub> <sup>(2)</sup>	voltage	_	Vss		0.3 V <sub>DD</sub>	
t <sub>H/L(LXTAL)</sub> (2)	OSC32IN high or low time	_	450	I		
t <sub>R/F(LXTAL)</sub> (2)	OSC32IN rise or fall time	_	_	_	50	ns
C <sub>IN</sub> <sup>(2)</sup>	OSC32IN input capacitance	_	_	5	_	pF
Ducy <sub>(LXTAL)</sub> (2)	Duty cycle	_	30	50	70	%

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.



## 4.8. Internal clock characteristics

Table 4-18. High speed internal clock (IRC8M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>IRC8M</sub>	High Speed Internal Oscillator (IRC8M) frequency	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	_	8		MH z
	IRC8M oscillator Frequency	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = -40 \text{ °C} \sim +85 \text{ °C}^{(1)}$	-2.5		+2.5	%
ACC <sub>IRC8M</sub>	accuracy, Factory-trimmed	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = 0 \text{ °C } \sim +85 \text{ °C}^{(1)}$	-1.8	_	+1.8	%
ACCIRCSM		$V_{DD} = V_{DDA} = 3.3 \text{ V}, T_A = 25 ^{\circ}\text{C}$	-1.0		+1.0	%
	IRC8M oscillator Frequency accuracy, User trimming step <sup>(1)</sup>		_	0.3	l	%
Ducy <sub>IRC8M</sub> <sup>(2)</sup>	IRC8M oscillator duty cycle	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	45	50	55	%
IDDAIRC8M <sup>(1)</sup>	IRC8M oscillator operating current	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{IRC8M} = 8 \text{ MHz}$	_	110	_	μA
t <sub>SUIRC8M</sub> <sup>(1)</sup>	IRC8M oscillator startup time	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{IRC8M} = 8 \text{ MHz}$	_	2		μs

<sup>(1)</sup> Based on characterization, not tested in production.

Table 4-19. Low speed internal clock (IRC40K) characteristics

auto i ioi zon oposa intornar oroni (into roni) eriar autorioriorio								
Symbol	bol Parameter Conditions		Min	Тур	Max	Unit		
firc40K <sup>(1)</sup>	Low Speed Internal oscillator	$V_{DD} = V_{DDA} = 3.3 V$	28	40	60	kHz		
	(IRC40K) frequency	$T_A = -40  ^{\circ}\text{C} \sim +85  ^{\circ}\text{C}$	20	40	60	KIIZ		
. (2)	IRC40K oscillator operating	V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V	_	0.42	_			
IDDAIRC40K <sup>(2)</sup>	current					μA		
tsuirc40K <sup>(2)</sup>	IRC40K oscillator startup	\/ = \/ = 2 2 \/		110				
	time	$V_{DD} = V_{DDA} = 3.3 \text{ V}$		110		μs		

<sup>(1)</sup> Guaranteed by design, not tested in production.

<sup>(2)</sup> Guaranteed by design, not tested in production.

<sup>(2)</sup> Based on characterization, not tested in production.



Table 4-20. High speed internal clock (IRC48M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	High Speed Internal					
f <sub>IRC48M</sub>	Oscillator (IRC48M)	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	_	48	_	MHz
	frequency					
		$V_{DD} = V_{DDA} = 3.3 V$ ,	-4.0		5.0	%
	IDC49M conillator Fraguency	$T_A = -40  ^{\circ}\text{C} \sim +85  ^{\circ}\text{C}^{(1)}$	-4.0		3.0	70
	IRC48M oscillator Frequency accuracy, Factory-trimmed	$V_{DD} = V_{DDA} = 3.3 V$	2.0		3.0	%
ACC <sub>IRC48M</sub>		$T_A = 0  ^{\circ}C \sim +85  ^{\circ}C^{(1)}$	-3.0		3.0	%
ACCIRC48M		$V_{DD} = V_{DDA} = 3.3 \text{ V}, T_A = 25 ^{\circ}\text{C}$	-2.0	_	2.0	%
	IRC48M oscillator Frequency					
	accuracy, User trimming	_	_	0.1	_	%
	step <sup>(1)</sup>					
Ducy <sub>IRC48M</sub> <sup>(2)</sup>	IRC48M oscillator duty cycle	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	45	50	55	%
IDDIRC48M <sup>(1)</sup>	IRC48M oscillator operating	$V_{DD} = V_{DDA} = 3.3 \text{ V},$		270		
IDDIRC48M(1)	current	$f_{IRC48M} = 48 \text{ MHz}$		270		μΑ
tsuirc48M <sup>(1)</sup>	IRC48M oscillator startup	$V_{DD} = V_{DDA} = 3.3 \text{ V},$		2.5	_	
LSUIRC48M(17	time	$f_{IRC48M} = 48 \text{ MHz}$		2.5		μs

<sup>(1)</sup> Based on characterization, not tested in production.

#### 4.9. PLL characteristics

Table 4-21. PLL characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>PLLIN</sub> (1)	PLL input clock frequency	_	1	8	25	MHz
f <sub>PLLOUT</sub> (2)	PLL output clock frequency	_	16	_	120	MHz
f <sub>VCO</sub> <sup>(2)</sup>	VCO output frequency	_	32	_	240	MHz
t <sub>LOCK</sub> (2)	PLL lock time	_	_	_	300	μs
I <sub>DDA</sub> <sup>(1)</sup>	Current consumption on	VCO freg = 240 MHz -		350		
IDDA' /	$V_{DDA}$	VCO ITEQ - 240 IVITIZ		330		μΑ
	Cycle to cycle Jitter			46		
Jitter <sub>PLL</sub> (1)(3)	(rms)	System slock	_	46		nc
Jitter <sub>PLL</sub> (1)(3)	Cycle to cycle Jitter	System clock		400		ps
	(peak to peak)			463		

<sup>(1)</sup> Based on characterization, not tested in production.

Table 4-22. PLL1/2 characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>PLLIN</sub> <sup>(1)</sup>	PLL input clock frequency	_	1	8	25	MHz
f <sub>PLLOUT</sub> <sup>(2)</sup>	PLL output clock frequency	_	16	_	120	MHz
f <sub>VCO</sub> (2)	VCO output frequency	_	32	_	240	MHz

<sup>(2)</sup> Guaranteed by design, not tested in production.

<sup>(2)</sup> Guaranteed by design, not tested in production.

<sup>(3)</sup> Value given with main PLL running.

# GD32C103xx Datasheet

t <sub>LOCK</sub> (2)	PLL lock time	_	_	_	300	μs
I <sub>DDA</sub> <sup>(1)</sup>	Current consumption on	VCO freq = 240 MHz		320		
	$V_{DDA}$	VCO (1eq = 240 MHZ	_	320		μA
	Cycle to cycle Jitter	System alask		46	_	
littor=(1)(3)	(rms)		_			nc
Jitter <sub>PLL</sub> (1)(3)	Cycle to cycle Jitter	System clock	_	463	_	ps
	(peak to peak)					

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) Value given with main PLL running.

# 4.10. Memory characteristics

Table 4-23. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Number of guaranteed					
PEcyc <sup>(1)</sup>	program /erase cycles	$T_A = -40  ^{\circ}\text{C} \sim +85  ^{\circ}\text{C}$	100	_	_	kcycles
	before failure(Endurance)					
t <sub>RET</sub> <sup>(1)</sup>	Data retention time	10k cycles at T <sub>A</sub> = 85 °C	10		_	years
t <sub>PROG</sub> (2)	Word <sup>(3)</sup> programming time	T <sub>A</sub> = -40 °C ~ +85 °C	37	_	44	μs
terase(2)	Page erase time	T <sub>A</sub> = -40 °C ~ +85 °C	3.2	_	4	ms
t <sub>MERASE</sub> (2)	Mass erase time	T <sub>A</sub> = -40 °C ~ +85 °C	8	_	10	ms

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) Word is 32 bits or 64 bits depend on PGW bit in FMC\_WS register.

# 4.11. NRST pin characteristics

Table 4-24. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IL(NRST)</sub> <sup>(1)</sup>	NRST Input low level voltage	4.03/43/	-0.5		$0.3~V_{DD}$	
V <sub>IH(NRST)</sub> <sup>(1)</sup>	NRST Input high level voltage		$0.7~V_{DD}$		V <sub>DD</sub> + 0.45	V
V <sub>hyst</sub> <sup>(1)</sup>	Schmidt trigger Voltage hysteresis	≤ 3.6 V	_	460		mV
R <sub>pu</sub> <sup>(2)</sup>	Pull-up equivalent resistor	_		40	_	kΩ

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.






Figure 4-4. Recommended external NRST pin circuit

# 4.12. **GPIO** characteristics

Table 4-25. I/O port DC characteristics(1)(3)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Standard IO Low level input voltage	$1.8 \text{ V} \le \text{V}_{DD} = \text{V}_{DDA} \le 3.6$ V	_	_	0.3 V <sub>DD</sub>	V
VIL	5V-tolerant IO Low level input voltage	$1.8 \text{ V} \le \text{V}_{DD} = \text{V}_{DDA} \le 3.6$ V	_	_	0.3 V <sub>DD</sub>	٧
.,	Standard IO High level input voltage	$1.8 \text{ V} \le \text{V}_{DD} = \text{V}_{DDA} \le 3.6$ V	0.7 V <sub>DD</sub>	_	_	V
V <sub>IH</sub>	5V-tolerant IO High level input voltage	$1.8 \text{ V} \le \text{V}_{DD} = \text{V}_{DDA} \le 3.6$ V	0.7 V <sub>DD</sub>	_	_	V
VoL	Low level output voltage	$V_{DD} = 1.8 \text{ V}$ $V_{DD} = 2.5 \text{ V}$	_		0.32 0.24	
	(I <sub>IO</sub> = +8 mA)	$V_{DD} = 2.3 \text{ V}$ $V_{DD} = 3.3 \text{ V}$	_		0.11	٧
		V <sub>DD</sub> = 3.6 V V <sub>DD</sub> = 1.8 V	_		0.11	
Vol	Low level output voltage	$V_{DD} = 1.8 \text{ V}$ $V_{DD} = 2.5 \text{ V}$		_	0.60	V
VOL	(I <sub>IO</sub> = +20 mA)	$V_{DD} = 3.3 \text{ V}$ $V_{DD} = 3.6 \text{ V}$	_	_	0.28 0.27	V
		$V_{DD} = 3.8 \text{ V}$	1.49	_	— — — — — — — — — — — — — — — — — — —	
Vон	High level output voltage	V <sub>DD</sub> = 2.5 V	2.27	_	_	V
7 011	$(I_{IO} = +8 \text{ mA})$	V <sub>DD</sub> = 3.3 V V <sub>DD</sub> = 3.6 V	3.14	_	_	
	High level output voltage	V <sub>DD</sub> = 1.8 V	1.25	_	_	
Vон	(I <sub>IO</sub> = +20 mA)	$V_{DD} = 2.5 \text{ V}$ $V_{DD} = 3.3 \text{ V}$	1.89 2.91	_	_	V

## GD32C103xx Datasheet

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		V <sub>DD</sub> = 3.6 V	3.23			
R <sub>PU</sub> <sup>(2)</sup>	Internal pull-up resistor	_	_	40	_	kΩ
R <sub>PD</sub> <sup>(2)</sup>	Internal pull-down resistor	_	_	40	_	kΩ


- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) All pins except PC13 / PC14 / PC15. Since PC13 to PC15 are supplied through the Power Switch, which can only be obtained by a small current, the speed of GPIOs PC13 to PC15 should not exceed 2 MHz when they are in output mode(maximum load: 30 pF).

Table 4-26. I/O port AC characteristics(1)(2)

GPIOx_MDy[1:0] bit value <sup>(3)</sup>	Parameter	Conditions	Max	Unit	
CDIOV CTI - MDv(4.0) 40		$1.8 \le V_{DD} \le 3.6 \text{ V}, C_L = 10 \text{ pF}$	9		
GPIOx_CTL->MDy[1:0] = 10 (IO_Speed = 2 MHz)	Maximum frequency(4)	$1.8 \le V_{DD} \le 3.6 \text{ V}, C_L = 30 \text{ pF}$	6	MHz	
(10_Speed = 2 Wil 12)		$1.8 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$	4		
GPIOx_CTL->MDy[1:0] = 01		$1.8 \le V_{DD} \le 3.6 \text{ V}, C_L = 10 \text{ pF}$	50		
(IO_Speed = 10 MHz)	Maximum frequency <sup>(4)</sup>	$1.8 \le V_{DD} \le 3.6 \text{ V}, C_L = 30 \text{ pF}$	25	MHz	
		$1.8 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$	15		
GPIOx_CTL->MDy[1:0] = 11		$1.8 \le V_{DD} \le 3.6 \text{ V}, C_L = 10 \text{ pF}$	60		
(IO_Speed = 50 MHz)	Maximum frequency(4)	$1.8 \le V_{DD} \le 3.6 \text{ V}, C_L = 30 \text{ pF}$	30	0 MHz	
(10_opeeu = 30 Wil 12)		$1.8 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$	20		
GPIOx_CTL->MDy[1:0] = 11 and		$1.8 \le V_{DD} \le 3.6 \text{ V}, C_L = 10 \text{ pF}$	70		
GPIOx_SPDy = 1	Maximum frequency(4)	$1.8 \le V_{DD} \le 3.6 \text{ V}, C_L = 30 \text{ pF}$	50	MHz	
(IO_Speed = MAX)		$1.8 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$	30		

- (1) Based on characterization, not tested in production.
- (3) The I/O speed is configured using the GPIOx\_CTL -> MDy[1:0] bits. Refer to the GD32E103xx user manual which is selected to set the GPIO port output speed.
- (4) The maximum frequency is defined in Figure 4-5. I/O port AC characteristics definition

Figure 4-5. I/O port AC characteristics definition





#### 4.13. ADC characteristics

Table 4-27. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V <sub>DDA</sub> <sup>(1)</sup>	Operating voltage	_	2.4	3.3	3.6	V	
V <sub>IN</sub> <sup>(1)</sup>	ADC input voltage range	_	0	_	V <sub>REF+</sub>	V	
f <sub>ADC</sub> <sup>(1)</sup>	ADC clock	_	0.1	_	42	MHz	
		12-bit	0.007	_	3		
£ (1)	Sampling rate	10-bit	0.008	_	3.5	MCDC	
f <sub>S</sub> <sup>(1)</sup>		8-bit	0.01	_	4.2	MSPS	
		6-bit	0.011	_	5.25		
V <sub>AIN</sub> <sup>(1)</sup>	Analog input voltage	16 external; 2 internal	0	_	V <sub>DDA</sub>	V	
V <sub>REF+</sub> (2)	Positive Reference Voltage	_	1.8	_	V <sub>DDA</sub>	V	
V <sub>REF-</sub> (2)	Negative Reference Voltage	_	_	V <sub>SSA</sub>	_	V	
R <sub>AIN</sub> <sup>(2)</sup>	External input impedance	See <u>Equation 1</u>			24	kΩ	
R <sub>ADC</sub> <sup>(2)</sup>	Input sampling switch resistance	_	_	_	0.2	kΩ	
C <sub>ADC</sub> <sup>(2)</sup>	Input sampling capacitance	No pin/pad capacitance included	_	_	5.5	pF	
t <sub>CAL</sub> <sup>(2)</sup>	Calibration time	$f_{ADC} = 42 \text{ MHz}$	_	3.12	_	μs	
t <sub>s</sub> (2)	Sampling time	$f_{ADC} = 42 \text{ MHz}$	0.036	_	5.7	μs	
	T-A-Ii	12-bit	_	14	_		
4 (2)	Total conversion	10-bit	_	12	_		
t <sub>CONV</sub> <sup>(2)</sup>	time(including sampling	8-bit	_	10	_	1/ f <sub>ADC</sub>	
	time)	6-bit	_	8	_		
tsu <sup>(2)</sup>	Startup time	_	_	_	1	μs	

<sup>(1)</sup> Based on characterization, not tested in production.

**Equation 1**: Rain max formula 
$$R_{AIN} < \frac{T_s}{f_{ADC}*C_{ADC}*ln(2^{N+2})} - R_{ADC}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 4-28. ADC  $R_{AIN}$  max for  $f_{ADC}$  = 42 MHz

T <sub>s</sub> (cycles)	t <sub>s</sub> (us)	R <sub>AINmax</sub> (kΩ)
1.5	0.04	0.47
7.5	0.18	3.15
13.5	0.32	5.82
28.5	0.68	12.55
41.5	0.99	18.35
55.5	1.32	24.55
71.5	1.70	NA

<sup>(2)</sup> Guaranteed by design, not tested in production.



T <sub>s</sub> (cycles)	t <sub>s</sub> (us)	R <sub>AINmax</sub> (kΩ)
239.5	5.70	NA

Table 4-29. ADC dynamic accuracy at  $f_{ADC} = 14 \text{ MHz}^{(1)}$ 

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	$f_{ADC} = 14 \text{ MHz}$		10.3		bits
SNDR	Signal-to-noise and distortion ratio	$V_{DDA} = V_{REF+} = 3.3 \text{ V}$	_	63.8	_	
SNR	Signal-to-noise ratio	Input Frequency = 20	_	64.5	_	dB
THD	Total harmonic distortion	kHz Temperature = 25 °C	_	-67.5	_	uБ

<sup>(1)</sup> Based on characterization, not tested in production.

Table 4-30. ADC dynamic accuracy at  $f_{ADC} = 42 \text{ MHz}^{(1)}$ 

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f <sub>ADC</sub> = 42 MHz	_	10.3	_	bits
SNDR	Signal-to-noise and distortion ratio	$V_{DDA} = V_{REF+} = 3.3 \text{ V}$	_	63.8	_	
SNR	Signal-to-noise ratio	Input Frequency = 20 kHz	_	64.5	_	dB
THD	Total harmonic distortion	Temperature = 25 ℃	_	-67.5	_	

<sup>(1)</sup> Based on characterization, not tested in production.

Table 4-31. ADC static accuracy at  $f_{ADC} = 42 \text{ MHz}^{(1)}$ 

Symbol	Parameter	Test conditions	Тур	Max	Unit
Offset	Offset error	f <sub>ADC</sub> = 42 MHz	±1	_	
DNL	Differential linearity error	V <sub>DDA</sub> = V <sub>REF+</sub> = 3.3 V	±1	_	LSB
INL	Integral linearity error	VDDA - VREF+ - 3.3 V	±3	_	

<sup>(1)</sup> Based on characterization, not tested in production.

# 4.14. Temperature sensor characteristics

Table 4-32. Temperature sensor characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Unit
T∟	VSENSE linearity with temperature		±1.5	_	°C
Avg_Slope	Average slope	_	4.3	_	mV/°C
V <sub>25</sub>	Voltage at 25 °C	_	1.47	_	V
<b>t</b> start	Startup time	_	_	_	μs
ts_temp <sup>(2)</sup>	ADC sampling time when reading the temperature	_	17.1	_	μs

<sup>(1)</sup> Based on characterization, not tested in production.

#### 4.15. DAC characteristics

Table 4-33. DAC characteristics

<sup>(2)</sup> Shortest sampling time can be determined in the application by multiple iterations.



# GD32C103xx Datasheet

		GD320				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DDA}^{(1)}$	Operating voltage	_	1.71	3.3	3.6	٧
V <sub>REF+</sub> <sup>(1)</sup>	Reference supply voltage	_	1.8	_	V <sub>DDA</sub>	V
V <sub>REF-</sub> <sup>(1)</sup>	Negative Reference			\/		<b>V</b>
V REF-\''	Voltage	_	_	$V_{SSA}$		V
R <sub>LOAD</sub> (2)	Load registance	Resistive load with	F			2
RLOAD(=)	Load resistance	buffer ON	5	_		kΩ
Ro <sup>(2)</sup>	Impedance output with				15	kΩ
KU <sup>(-)</sup>	buffer OFF	_	_	_	15	K12
<b>C</b> (2)	l and annaitance	No pin/pad capacitance				
C <sub>LOAD</sub> <sup>(2)</sup>	Load capacitance	included	_		50	pF
DAC_OUT	Lower DAC_OUT voltage		0.0			.,
min <sup>(2)</sup>	with buffer ON	_	0.2	_		V
DAC_OUT	Higher DAC_OUT voltage				V <sub>DDA</sub> -	.,
max <sup>(2)</sup>	with buffer ON	_	_	_	0.2	V
DAC_OUT	Lower DAC_OUT voltage			0.5		.,
min <sup>(2)</sup>	with buffer OFF	_	_	0.5		mV
DAC_OUT	Higher DAC_OUT voltage				V <sub>DDA</sub> -	.,
max <sup>(2)</sup>	with buffer OFF	_	_	_	1LSB	V
		With no load, middle				
		code(0x800) on the input, V <sub>REF+</sub>	_	380	_	μΑ
I <sub>DDA</sub> <sup>(1)</sup>	DAC current consumption	= 3.6 V				
	in quiescent mode	With no load, worst				
		code(0xF1C) on the input, V <sub>REF+</sub>	_	460	_	μA
		= 3.6 V				•
		With no load, middle				
		code(0x800) on the input, V <sub>REF+</sub>	_	120	_	μA
	DAC current consumption	= 3.6 V				•
I <sub>DDVREF+</sub> (1)	in quiescent mode	With no load, worst				
	'	code(0xF1C) on the input, V <sub>REF+</sub>	_	320	_	μA
		= 3.6 V				J
	Differential non-linearity					
DNL <sup>(1)</sup>	error	DAC in 12-bit mode	_	_	±3	LSB
INL <sup>(1)</sup>	Integral non-linearity	DAC in 12-bit mode	_	_	±4	LSB
Offset <sup>(1)</sup>	Offset error	DAC in 12-bit mode		_	±12	LSB
GE <sup>(1)</sup>	Gain error	DAC in 12-bit mode	_	_	±0.5	%
T <sub>setting</sub> (1)	Settling time	$C_{LOAD} \le 50 \text{ pF}, R_{LOAD} \ge 5 \text{ k}\Omega$	_	0.3	1	μs
Twakeup <sup>(2)</sup>	Wakeup from off state		_	5	10	μs
ı wakeup` '	Max frequency for a correct					μo
Update	DAC_OUT change from	$C_{LOAD} \le 50 \text{ pF}, R_{LOAD} \ge 5 \text{ k}\Omega$			4	MS/s
rate <sup>(2)</sup>	code i to i±1LSBs	OLOAD < 50 pi, INLOAD > 5 KLZ	_		•	1010/5
	Power supply rejection					
PSRR <sup>(2)</sup>		_	55	80	_	dB
	ratio					



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	(to V <sub>DDA</sub> )					

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

#### 4.16. I2C characteristics

Table 4-34. I2C characteristics(1)(2)

Symbol	Parameter	Conditio	Stan mo		Fast	mode	Fast mode plus		Unit
		ns	Min	Max	Min	Max	Min	Max	
t <sub>SCL(H)</sub>	SCL clock high time		4.0	_	0.6		0.2		μs
t <sub>SCL(L)</sub>	SCL clock low time		4.7	_	1.3		0.5		μs
t <sub>su(SDA)</sub>	SDA setup time		250	_	100		50	-	ns
t <sub>h(SDA)</sub>	SDA data hold time		0(3)	3450	0	900	0	450	ns
t <sub>r</sub> (SDA/SCL)	SDA and SCL rise time		_	1000		300		120	ns
t <sub>f</sub> (SDA/SCL)	SDA and SCL fall time	_	_	300	_	300		120	ns
t <sub>h(STA)</sub>	Start condition hold time	_	4.0	_	0.6	_	0.26	_	μs
t <sub>s(STA)</sub>	Repeated Start condition setup time	1	4.7		0.6	ı	0.26	ı	μs
t <sub>s(STO)</sub>	Stop condition setup time		4.0	_	0.6	ı	0.26		μs
$t_{buff}$	Stop to Start condition time (bus free)	_	4.7	_	1.3	_	0.5	_	μs


<sup>(1)</sup> Guaranteed by design, not tested in production

<sup>(2)</sup> To ensure the standard mode I2C frequency, f<sub>PCLK1</sub> must be at least 2 MHz. To ensure the fast mode I2C frequency, f<sub>PCLK1</sub> must be at least 4 MHz. To ensure the fast mode plus I2C frequency, f<sub>PCLK1</sub> must be at least a multiple of 10 MHz.

<sup>(3)</sup> The device should provide a data hold time of 300 ns at least in order to bridge the undefined region of the falling edge of SCL.



Figure 4-6. I2C bus timing diagram



# 4.17. SPI characteristics

Table 4-35. Standard SPI characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fsck	SCK clock frequency	_	_	_	30	MHz
tsck(H)	SCK clock high time	Master mode, f <sub>PCLKx</sub> = 120 MHz, presc = 8	31.83	33.33	34.83	ns
tsck(L)	SCK clock low time	Master mode, f <sub>PCLKx</sub> = 120 MHz, presc = 8	31.83	33.33	34.83	ns
		SPI master mode				
t <sub>V(MO)</sub>	Data output valid time	_	_	7	_	ns
t <sub>H(MO)</sub>	Data output hold time	_	_	4	_	ns
t <sub>SU(MI)</sub>	Data input setup time	_	1	_	_	ns
t <sub>H(MI)</sub>	Data input hold time	_	0	_	_	ns
		SPI slave mode				
t <sub>SU(NSS)</sub>	NSS enable setup time	_	0	_	_	ns
t <sub>H(NSS)</sub>	NSS enable hold time	_	1	_	_	ns
t <sub>A(SO)</sub>	Data output access time	_	_	9	_	ns
t <sub>DIS(SO)</sub>	Data output disable time	_	_	8	_	ns
t <sub>V(SO)</sub>	Data output valid time	_	_	10	_	ns
t <sub>H(SO)</sub>	Data output hold time	_	_	10	_	ns
tsu(si)	Data input setup time	_	0	_	_	ns
t <sub>H(SI)</sub>	Data input hold time	_	2	_	_	ns

<sup>(1)</sup> Based on characterization, not tested in production.



Figure 4-7. SPI timing diagram - master mode





Figure 4-8. SPI timing diagram - slave mode



#### 4.18. I2S characteristics

Table 4-36. I2S characteristics(1)(2)


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fck	Clock frequency	Master mode (data: 16 bits,		3.078		MHz
ICK	Clock frequency	Audio frequency = 96 kHz)	_	3.078		IVIHZ



		Slave mode	_	10	_	
t <sub>H</sub>	Clock high time		_	162	_	ns
tL	Clock low time	_	_	163	_	ns
t <sub>V(WS)</sub>	WS valid time	Master mode	_	2	_	ns
t <sub>H(WS)</sub>	WS hold time	Master mode	_	2	_	ns
t <sub>SU(WS)</sub>	WS setup time	Slave mode	0	_	_	ns
t <sub>H(WS)</sub>	WS hold time	Slave mode	3	_	_	ns
DuCy <sub>(SCK)</sub>	I2S slave input clock duty cycle	Slave mode	_	50	_	%
tsu(sd_mr)	Data input setup time	Master mode	0	_	_	ns
t <sub>su(SD_SR)</sub>	Data input setup time	Slave mode	0	_	_	ns
t <sub>H(SD_MR)</sub>	Data input hold time	Master receiver	1	_	_	ns
t <sub>H(SD_SR)</sub>	Data input hold time	Slave receiver	3	_	ı	ns
t <sub>v(SD_ST)</sub>	Data output valid time	Slave transmitter (after enable edge)	_	12		ns
th(SD_ST)	Data output hold time	Slave transmitter (after enable edge)	_	10	_	ns
t <sub>v(SD_MT)</sub>	Data output valid time	Master transmitter (after enable edge)	_	10	_	ns
th(SD_MT)	Data output hold time	Master transmitter (after enable edge)	_	7		ns

<sup>(1)</sup> Guaranteed by design, not tested in production.


Figure 4-9. I2S timing diagram - master mode



<sup>(2)</sup> Based on characterization, not tested in production.



Figure 4-10. I2S timing diagram - slave mode



#### 4.19. USART characteristics

Table 4-37. USART characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>SCK</sub>	SCK clock frequency	f <sub>PCLKx</sub> = 120 MHz	_	_	60	MHz
t <sub>SCK(H)</sub>	SCK clock high time	f <sub>PCLKx</sub> = 120 MHz	7.5	_	_	ns
t <sub>SCK(L)</sub>	SCK clock low time	f <sub>PCLKx</sub> = 120 MHz	7.5	_	_	ns

<sup>(1)</sup> Guaranteed by design, not tested in production.

#### 4.20. CAN characteristics

Refer to <u>Table 4-25. I/O port DC characteristics</u>(1) for more details on the input/output alternate function characteristics (CANTX and CANRX).

#### 4.21. USBFS characteristics

Table 4-38. USBFS start up time

Symbol	Parameter	Max	Unit
tstartup <sup>(1)</sup>	USBFS startup time	1	μs

<sup>(1)</sup> Guaranteed by design, not tested in production.

Table 4-39. USBFS DC electrical characteristics



Symb	ol	Parameter	Conditions	Min	Тур	Max	Unit
	$V_{\text{DD}}$	USBFS operating voltage	_	3	_	3.6	
Input	$V_{\text{DI}}$	Differential input sensitivity	_	0.2	_	_	V
levels <sup>(1)</sup>	$V_{\text{CM}}$	Differential common mode range	Includes V <sub>DI</sub> range	0.8	_	2.5	V
	$V_{\text{SE}}$	Single ended receiver threshold	_	1.3	_	2.0	
Output	$V_{\text{OL}}$	Static output level low	c output level low R <sub>L</sub> of 1.0 kΩ to 3.6 V		0.064	0.3	.,
levels (2)	$V_{\text{OH}}$	Static output level high	$R_L$ of 15 k $\Omega$ to VSS	2.8	3.3	3.6	V
D (2	')	PA11, PA12(USB_DM/DP)	V - V	17	20.574	24	
R <sub>PD</sub> <sup>(2</sup>	.,	PA9(USB_VBUS)	$V_{IN} = V_{DD}$	0.65	_	2.0	1.0
D (2	')	PA11, PA12(USB_DM/DP)	\/ -\/	1.5	1.585	2.1	kΩ
R <sub>PU</sub> <sup>(2</sup>	.,	PA9(USB_VBUS)	$V_{IN} = V_{SS}$	0.25	0.326	0.55	


- (1) Guaranteed by design, not tested in production.
- (2) Based on characterization, not tested in production.

Table 4-40. USBFS electrical characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>R</sub>	Rise time	$C_L = 50 \text{ pF}$	4	_	20	ns
t <sub>F</sub>	Fall time	C <sub>L</sub> = 50 pF	4	_	20	ns
t <sub>RFM</sub>	Rise/fall time matching	t <sub>R</sub> /t <sub>F</sub>	90	_	110	%
Vcrs	Output signal crossover voltage	_	1.3	_	2.0	V

(1) Guaranteed by design, not tested in production.

Figure 4-11. USBFS timings: definition of data signal rise and fall time



## 4.22. EXMC characteristics

Table 4-41. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings(1)(2)(3)

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	EXMC_NE low time	40.5	42.5	ns
tv(noe_ne)	EXMC_NEx low to EXMC_NOE low	0	_	ns
$t_{\text{w(NOE)}}$	EXMC_NOE low time	40.5	42.5	ns
t <sub>h(NE_NOE)</sub>	EXMC_NOE high to EXMC_NE high hold time	0	_	ns
t <sub>v(A_NE)</sub>	EXMC_NEx low to EXMC_A valid	0	_	ns
t <sub>v(BL_NE)</sub>	EXMC_NEx low to EXMC_BL valid	0	_	ns
t <sub>su(DATA_NE)</sub>	Data to EXMC_NEx high setup time	32.2	_	ns
t <sub>su(DATA_NOE)</sub>	Data to EXMC_NOEx high setup time	32.2	_	ns



	t <sub>h(DATA_NOE)</sub>	Data hold time after EXMC_NOE high	0		ns
	$t_{\text{h}(\text{DATA\_NE})}$	Data hold time after EXMC_NEx high	0		ns
Ī	$t_{v(NADV\_NE)}$	EXMC_NEx low to EXMC_NADV low	0	_	ns
	t <sub>w(NADV)</sub>	EXMC_NADV low time	7.3	9.3	ns

<sup>(1)</sup>  $C_L = 30 \text{ pF}.$ 

- (2) Guaranteed by design, not tested in production.
- (3) Based on configure: f<sub>HCLK</sub> = 120 MHz, AddressSetupTime = 0, AddressHoldTime = 1, DataSetupTime = 1.

Table 4-42. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings(1)(2)(3)

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	EXMC_NE low time	23.9	25.9	ns
t <sub>V(NWE_NE)</sub>	EXMC_NEx low to EXMC_NWE low	7.3		ns
t <sub>w(NWE)</sub>	EXMC_NWE low time	7.3	9.3	ns
t <sub>h(NE_NWE)</sub>	EXMC_NWE high to EXMC_NE high hold time	7.3	9.3	ns
t <sub>v(A_NE)</sub>	EXMC_NEx low to EXMC_A valid	0	_	ns
tv(nadv_ne)	EXMC_NEx low to EXMC_NADV low	0	_	ns
t <sub>w(NADV)</sub>	EXMC_NADV low time	7.3	9.3	ns
t <sub>h(AD_NADV)</sub>	EXMC_AD(address) valid hold time after  EXMC_NADV high	15.6	_	ns
t <sub>h(A_NWE)</sub>	Address hold time after EXMC_NWE high	7.3	_	ns
t <sub>h(BL_NWE)</sub>	EXMC_BL hold time after EXMC_NWE high	7.3	_	ns
t <sub>v(BL_NE)</sub>	EXMC_NEx low to EXMC_BL valid	0	_	ns
t <sub>v(DATA_NADV)</sub>	EXMC_NADV high to DATA valid	0	_	ns
t <sub>h(DATA_NWE)</sub>	Data hold time after EXMC_NWE high	7.3	_	ns

<sup>(1)</sup>  $C_L = 30 pF$ .

Table 4-43. Asynchronous multiplexed PSRAM/NOR read timings(1)(2)(3)

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	EXMC_NE low time	57.1	59.1	ns
tv(noe_ne)	EXMC_NEx low to EXMC_NOE low	23.9	_	ns
t <sub>w(NOE)</sub>	EXMC_NOE low time	32.2	34.2	ns
t <sub>h(NE_NOE)</sub>	EXMC_NOE high to EXMC_NE high hold time	0	1	ns
t <sub>v(A_NE)</sub>	EXMC_NEx low to EXMC_A valid	0	1	ns
t <sub>v(A_NOE)</sub>	Address hold time after EXMC_NOE high	0	1	ns
t <sub>v(BL_NE)</sub>	EXMC_NEx low to EXMC_BL valid	0	_	ns
t <sub>h(BL_NOE)</sub>	EXMC_BL hold time after EXMC_NOE high	0	1	ns
t <sub>su(DATA_NE)</sub>	Data to EXMC_NEx high setup time	33.2	1	ns
t <sub>su(DATA_NOE)</sub>	Data to EXMC_NOEx high setup time	33.2	1	ns
th(DATA_NOE)	Data hold time after EXMC_NOE high	0	_	ns
t <sub>h(DATA_NE)</sub>	Data hold time after EXMC_NEx high	0	_	ns
t <sub>v(NADV_NE)</sub>	EXMC_NEx low to EXMC_NADV low	0	_	ns
t <sub>w(NADV)</sub>	EXMC_NADV low time	7.3	9.3	ns
T <sub>h(AD_NADV)</sub>	EXMC_AD(adress) valid hold time after	7.3	9.3	ns

<sup>(2)</sup> Guaranteed by design, not tested in production.

<sup>(3)</sup> Based on configure: f<sub>HCLK</sub> = 120 MHz, AddressSetupTime = 0, AddressHoldTime = 1, DataSetupTime = 1.



EXMC_NADV high
----------------

- (1)  $C_L = 30 \text{ pF}.$
- (2) Guaranteed by design, not tested in production.
- (3) Based on configure:  $f_{HCLK} = 120 \text{ MHz}$ , AddressSetupTime = 0, AddressHoldTime = 1, DataSetupTime = 1.

Table 4-44. Asynchronous multiplexed PSRAM/NOR write timings(1)(2)(3)

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	EXMC_NE low time	40.5	42.5	ns
tv(NWE_NE)	EXMC_NEx low to EXMC_NWE low	7.3	_	ns
t <sub>w(NWE)</sub>	EXMC_NWE low time	23.9	25.9	ns
t <sub>h(NE_NWE)</sub>	EXMC_NWE high to EXMC_NE high hold time	7.3	_	ns
t <sub>v(A_NE)</sub>	EXMC_NEx low to EXMC_A valid	0	_	ns
tv(nadv_ne)	EXMC_NEx low to EXMC_NADV low	0	_	ns
t <sub>w(NADV)</sub>	EXMC_NADV low time	7.3	9.3	ns
t <sub>h(AD_NADV)</sub>	EXMC_AD(address) valid hold time after	7.3	_	ns
t. (4. NIME)	EXMC_NADV high  Address hold time after EXMC_NWE high	7.3		ns
t <sub>h(A_NWE)</sub>	EXMC BL hold time after EXMC NWE high	7.3		ns
t <sub>v(BL_NVVE)</sub>	EXMC NEx low to EXMC BL valid	0		ns
t <sub>v(DATA NADV)</sub>	EXMC_NADV high to DATA valid	7.3		ns
t <sub>h(DATA_NWE)</sub>	Data hold time after EXMC_NWE high	7.3	<u> </u>	ns

- (1)  $C_L = 30 pF$ .
- (2) Guaranteed by design, not tested in production.
- (3) Based on configure: f<sub>HCLK</sub> = 120 MHz, AddressSetupTime = 0, AddressHoldTime = 1, DataSetupTime =1.

Table 4-45. Synchronous multiplexed PSRAM/NOR read timings<sup>(1)(2)(3)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	EXMC_CLK period	33.2	_	ns
t <sub>d(CLKL-NExL)</sub>	EXMC_CLK low to EXMC_NEx low	0		ns
t <sub>d(CLKH-NExH)</sub>	EXMC_CLK high to EXMC_NEx high	15.6	_	ns
t <sub>d(CLKL-NADVL)</sub>	EXMC_CLK low to EXMC_NADV low	0	_	ns
t <sub>d(CLKL-NADVH)</sub>	EXMC_CLK low to EXMC_NADV high	0		ns
t <sub>d(CLKL-AV)</sub>	EXMC_CLK low to EXMC_Ax valid	0	_	ns
t <sub>d(CLKH-AIV)</sub>	EXMC_CLK high to EXMC_Ax invalid	15.6	_	ns
t <sub>d(CLKL-NOEL)</sub>	EXMC_CLK low to EXMC_NOE low	0	_	ns
t <sub>d(CLKH-NOEH)</sub>	EXMC_CLK high to EXMC_NOE high	15.6	_	ns
t <sub>d(CLKL-ADV)</sub>	EXMC_CLK low to EXMC_AD valid	0	_	ns
t <sub>d(CLKL-ADIV)</sub>	EXMC_CLK low to EXMC_AD invalid	0		ns

<sup>(1)</sup>  $C_L = 30 pF$ .

- (2) Guaranteed by design, not tested in production.
- (3) Based on configure: f<sub>HCLK</sub> = 120 MHz, BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC\_CLK is 4 divided by HCLK); DataLatency = 1.

Table 4-46. Synchronous multiplexed PSRAM write timings(1)(2)(3)

Symbol	Parameter	Min	Max	Unit
tw(CLK)	EXMC_CLK period	33.2	_	ns

#### GD32C103xx Datasheet

t <sub>d(CLKL-NExL)</sub>	EXMC_CLK low to EXMC_NEx low	0	_	ns
t <sub>d(CLKH-NExH)</sub>	EXMC_CLK high to EXMC_NEx high	15.6	_	ns
t <sub>d(CLKL-NADVL)</sub>	EXMC_CLK low to EXMC_NADV low	0		ns
t <sub>d(CLKL-NADVH)</sub>	EXMC_CLK low to EXMC_NADV high	0		ns
t <sub>d(CLKL-AV)</sub>	EXMC_CLK low to EXMC_Ax valid	0	_	ns
t <sub>d(CLKH-AIV)</sub>	EXMC_CLK high to EXMC_Ax invalid	15.6	_	ns
t <sub>d(CLKL-NWEL)</sub>	EXMC_CLK low to EXMC_NWE low	0		ns
t <sub>d(CLKH-NWEH)</sub>	EXMC_CLK high to EXMC_NWE high	15.6	_	ns
t <sub>d(CLKL-ADIV)</sub>	EXMC_CLK low to EXMC_AD invalid	0	_	ns
td(CLKL-DATA)	EXMC_A/D valid data after EXMC_CLK low	0	_	ns
th(CLKL-NBLH)	EXMC_CLK low to EXMC_NBL high	0	_	ns

<sup>(1)</sup>  $C_L = 30 \text{ pF}.$ 

Table 4-47. Synchronous non-multiplexed PSRAM/NOR read timings<sup>(1)(2)(3)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	EXMC_CLK period	33.2	1	ns
t <sub>d(CLKL-NExL)</sub>	EXMC_CLK low to EXMC_NEx low	0	1	ns
t <sub>d(CLKH-NExH)</sub>	EXMC_CLK high to EXMC_NEx high	15.6	1	ns
t <sub>d(CLKL-NADVL)</sub>	EXMC_CLK low to EXMC_NADV low	0	1	ns
t <sub>d(CLKL-NADVH)</sub>	EXMC_CLK low to EXMC_NADV high	0	_	ns
t <sub>d(CLKL-AV)</sub>	EXMC_CLK low to EXMC_Ax valid	0	_	ns
t <sub>d(CLKH-AIV)</sub>	EXMC_CLK high to EXMC_Ax invalid	15.6	_	ns
t <sub>d(CLKL-NOEL)</sub>	EXMC_CLK low to EXMC_NOE low	0	_	ns
t <sub>d(CLKH-NOEH)</sub>	EXMC_CLK high to EXMC_NOE high	15.6	_	ns

<sup>(1)</sup>  $C_L = 30 \text{ pF}.$ 

Table 4-48. Synchronous non-multiplexed PSRAM write timings<sup>(1)(2)(3)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	EXMC_CLK period	33.2	ı	ns
t <sub>d(CLKL-NExL)</sub>	EXMC_CLK low to EXMC_NEx low	0	1	ns
t <sub>d(CLKH-NExH)</sub>	EXMC_CLK high to EXMC_NEx high	15.6	_	ns
t <sub>d(CLKL-NADVL)</sub>	EXMC_CLK low to EXMC_NADV low	0	_	ns
t <sub>d(CLKL-NADVH)</sub>	EXMC_CLK low to EXMC_NADV high	0	_	ns
t <sub>d(CLKL-AV)</sub>	EXMC_CLK low to EXMC_Ax valid	0	_	ns
t <sub>d(CLKH-AIV)</sub>	EXMC_CLK high to EXMC_Ax invalid	15.6	_	ns
t <sub>d(CLKL-NWEL)</sub>	EXMC_CLK low to EXMC_NWE low	0	_	ns
t <sub>d(CLKH-NWEH)</sub>	EXMC_CLK high to EXMC_NWE high	15.6	_	ns
t <sub>d(CLKL-DATA)</sub>	EXMC_A/D valid data after EXMC_CLK low	0	_	ns
t <sub>h(CLKL-NBLH)</sub>	EXMC_CLK low to EXMC_NBL high	0		ns

<sup>(1)</sup>  $C_L = 30 \text{ pF}.$ 

<sup>(2)</sup> Guaranteed by design, not tested in production.

<sup>(3)</sup> Based on configure: f<sub>HCLK</sub> = 120 MHz, BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC\_CLK is 4 divided by HCLK); DataLatency = 1.

<sup>(2)</sup> Guaranteed by design, not tested in production.

<sup>(3)</sup> Based on configure: f<sub>HCLK</sub> = 120 MHz, BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC\_CLK is 4 divided by HCLK); DataLatency = 1.



- (2) Guaranteed by design, not tested in production.
- (3) Based on configure: f<sub>HCLK</sub> = 120 MHz, BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable; CLKDivision = 3(EXMC\_CLK is 4 divided by HCLK); DataLatency = 1.

#### 4.23. TIMER characteristics

Table 4-49. TIMER characteristics(1)

Symbol	Parameter	Conditions	Min	Max	Unit
t <sub>res</sub>	Timer resolution time		1		ttimerxclk
tres	Timer resolution time	ftimerxclk = 120 MHz	8.4	_	ns
<b>4</b>	Timer external clock	_	0	f <sub>TIMERxCLK</sub> /2	MHz
f <sub>EXT</sub>	frequency	ftimerxclk = 120 MHz	0	60	MHz
RES	Timer resolution	_	_	16	bit
	16-bit counter clock period	_	1	65536	ttimerxclk
tcounter	when internal clock is	ftimerxclk = 120 MHz	0 0004	546	
	selected	TIIMERXCLK = 120 MIHZ	0.0064	546	μs
t	Maximum possible count	_	_	65536x65536	ttimerxclk
tmax_count	waxiiilaiii possible coulit	ftimerxclk = 120 MHz	_	35.7	s

<sup>(1)</sup> Guaranteed by design, not tested in production.

#### 4.24. WDGT characteristics

Table 4-50. FWDGT min/max timeout period at 40 kHz (IRC40K)(1)

Table 1 del 1 112 de 1 1111 de 1 111					
Prescaler divider	PSC[2:0] bits	Min timeout RLD[11:0] =	Max timeout RLD[11:0]	Unit	
riescalei dividei	F30[2.0] bits	0x000	= 0xFFF	Oilit	
1/4	000	0.025	409.525		
1/8	001	0.025	819.025		
1/16	010	0.025	1638.025		
1/32	011	0.025	3276.025	ms	
1/64	100	0.025	6552.025		
1/128	101	0.025	13104.025		
1/256	110 or 111	0.025	26208.025		

<sup>(1)</sup> Guaranteed by design, not tested in production.

Table 4-51. WWDGT min-max timeout value at 60 MHz (f<sub>PCLK1</sub>)<sup>(1)</sup>

( :,					
Prescaler divider	PSC[1:0]	Min timeout value CNT[6:0] = 0x40	Unit	Max timeout value CNT[6:0] = 0x7F	Unit
1/1	00	68.2		4.3	
1/2	01	136.4		8.6	
1/4	10	272.8	μs	17.2	ms
1/8	11	545.6		34.4	

<sup>(1)</sup> Guaranteed by design, not tested in production.



#### 4.25. Parameter conditions

Unless otherwise specified, all values given for  $V_{DD} = V_{DDA} = 3.3 \text{ V}$ ,  $T_A = 25 \, ^{\circ}\text{C}$ .



## 5. Package information

## 5.1. LQFP100 package outline dimensions

Figure 5-1. LQFP100 package outline





Table 5-1. LQFP100 package dimensions

Symbol	Min	Тур	Max
А			1.60
A1	0.05		0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	_	0.26
b1	0.17	0.20	0.23
С	0.13	_	0.17
c1	0.12	0.13	0.14
D	15.80	16.00	16.20
D1	13.90	14.00	14.10
E	15.80	16.00	16.20
E1	13.90	14.00	14.10
е	_	0.50	_
eB	15.05	_	15.35
L	0.45		0.75
L1		1.00	
θ	0°	_	7°



Figure 5-2. LQFP100 recommended footprint





## 5.2. LQFP64 package outline dimensions

Figure 5-3. LQFP64 package outline





Table 5-2. LQFP64 package dimensions

Symbol	Min	Тур	Max
Α	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	_	0.26
b1	0.17	0.20	0.23
С	0.13	_	0.17
c1	0.12	0.13	0.14
D	11.80	12.00	12.20
D1	9.90	10.00	10.10
E	11.80	12.00	12.20
E1	9.90	10.00	10.10
е	_	0.50	_
eB	11.25	_	11.45
L	0.45	_	0.75
L1	_	1.00	_
θ	0°	_	7°



Figure 5-4. LQFP64 recommended footprint





## 5.3. LQFP48 package outline dimensions

Figure 5-5. LQFP48 package outline





Table 5-3. LQFP48 package dimensions

•			
Symbol	Min	Тур	Max
Α	_	_	1.60
A1	0.05		0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	_	0.26
b1	0.17	0.20	0.23
С	0.13	_	0.17
c1	0.12	0.13	0.14
D	8.80	9.00	9.20
D1	6.90	7.00	7.10
E	8.80	9.00	9.20
E1	6.90	7.00	7.10
е	_	0.50	_
eB	8.10	_	8.25
L	0.45	_	0.75
L1	_	1.00	_
θ	0°	_	7°



Figure 5-6. LQFP48 recommended footprint





## 5.4. QFN36 package outline dimensions

Figure 5-7. QFN36 package outline





Table 5-4. QFN36 package dimensions

Symbol	Min	Тур	Max
Α	0.80	0.85	0.90
A1	0	0.02	0.05
b	0.18	0.23	0.30
b1	_	0.16	_
С	0.18	0.20	0.23
D	5.90	6.00	6.10
D2	3.80	3.90	4.00
E	5.90	6.00	6.10
E2	3.80	3.90	4.00
е	_	0.50	_
h	0.30	0.35	0.40
L	0.50	0.55	0.60
L1	_	0.10	_
Nd	3.95	4.00	4.05
Ne	3.95	4.00	4.05



Figure 5-8. QFN36 recommended footprint





#### 5.5. Thermal characteristics

Thermal resistance is used to characterize the thermal performance of the package device, which is represented by the Greek letter " $\theta$ ". For semiconductor devices, thermal resistance represents the steady-state temperature rise of the chip junction due to the heat dissipated on the chip surface.

 $\theta_{JA}$ : Thermal resistance, junction-to-ambient.

 $\theta_{JB}$ : Thermal resistance, junction-to-board.

 $\theta_{JC}$ : Thermal resistance, junction-to-case.

Ψ<sub>JB</sub>: Thermal characterization parameter, junction-to-board.

ΨЈТ: Thermal characterization parameter, junction-to-top center.

$$\theta_{JA} = (T_J - T_A)/P_D \tag{5-1}$$

$$\theta_{JB} = (T_J - T_B)/P_D \tag{5-2}$$

$$\theta_{JC} = (T_J - T_C)/P_D \tag{5-3}$$

Where,  $T_J$  = Junction temperature.

 $T_A$  = Ambient temperature

T<sub>B</sub> = Board temperature

 $T_C$  = Case temperature which is monitoring on package surface

P<sub>D</sub> = Total power dissipation

 $\theta_{JA}$  represents the resistance of the heat flows from the heating junction to ambient air. It is an indicator of package heat dissipation capability. Lower  $\theta_{JA}$  can be considerate as better overall thermal performance.  $\theta_{JA}$  is generally used to estimate junction temperature.

 $\theta_{JB}$  is used to measure the heat flow resistance between the chip surface and the PCB board.

 $\theta_{JC}$  represents the thermal resistance between the chip surface and the package top case.  $\theta_{JC}$  is mainly used to estimate the heat dissipation of the system (using heat sink or other heat dissipation methods outside the device package).

Table 5-5. Package thermal characteristics(1)

Symbol	Condition	Package	Value	Unit
⊖ ја		LQFP100	49.18	
	Natural convection 2020 DCD	LQFP64	54.57	°C \\\\\
	Natural convection, 2S2P PCB	LQFP48 69.64	°C/W	
		QFN36	36.82	
		LQFP100	22.70	
⊕ JB	Cold plate, 2S2P PCB	LQFP64	35.08	°C/W
		LQFP48	43.16	



## GD32C103xx Datasheet

Symbol	Condition	Package	Value	Unit
		QFN36	9.79	
		LQFP100	12.52	
0	Cold plata 2020 DCD	LQFP64	18.11	°C/W
⊕ 1C	Cold plate, 2S2P PCB	LQFP48	25.36	C/VV
		QFN36	13.31	
		LQFP100	32.85	
111		LQFP64	35.41	°C/W
$\Psi_{JB}$	Natural convection, 2S2P PCB	LQFP48	47.75	C/VV
		QFN36	9.87	
		LQFP100	0.53	
111	Noticed convection 2020 DCD	LQFP64	1.10	°C ///
Ψлт	Natural convection, 2S2P PCB	LQFP48	2.45	°C/W
		QFN36	0.43	

<sup>(1)</sup> Thermal characteristics are based on simulation, and meet JEDEC specification.



# 6. Ordering information

Table 6-1. Part ordering code for GD32C103xx devices

Ordering code	Flash (KB)	Package	Package type	Temperature operating range	
GD32C103VBT6	128	LQFP100	Green	Industrial -40 °C to +85 °C	
GD32C103RBT6	128	LQFP64	Green	Industrial -40 °C to +85 °C	
GD32C103CBT6	128	LQFP48	Green	Industrial -40 °C to +85 °C	
GD32C103TBU6	128	QFN36	Green	Industrial -40 °C to +85 °C	



# 7. Revision history

Table 7-1. Revision history

Revision No.	Description	Date
1.0	Initial Release	Dec. 14, 2020
1.1	Add GD32C103xxx7 model	Feb. 4, 2021
1.2	<ol> <li>Change the thermal resistance description format, arrange the Ordering Information table in Chapter 6 according to chip package and Flash size in descending order.</li> <li>Delete the comment spaces in the header of all charts.</li> <li>Modify Table 4-1. Absolute maximum ratings and Table 4-12. ESD characteristics.</li> <li>Delete ETM support.</li> </ol>	Dec. 13, 2021
1.3	Modify the function definition of PB15(TIMER11_CH1).	Mar. 2, 2022
1.4	<ol> <li>Delete the 105°C high temperature product</li> <li>Modify the description of on- chip memory.</li> </ol>	Jul. 7, 2022



#### **Important Notice**

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.

© 2022 GigaDevice – All rights reserved