Ultra-Wideband Frequency Doubler with Differential Outputs in SiGe BiCMOS

Christian Bohn^{#1}, Mehmet Kaynak^{*}, Thomas Zwick[#], Ahmet Çağrı Ulusoy[#]

** Institute of Radio Frequency Engineering and Electronics, KIT, Karlsruhe, Germany

** IHP GmbH, Frankfurt (Oder), Germany

1 christian.bohn@kit.edu

Abstract—We present an ultra wideband push-push based frequency doubler with differential outputs and a 3 dB-bandwidth from 4.8 to 80 GHz. The maximum conversion gain is 1.7 dB at 25 GHz and -13 dBm input signal. An on-chip active balun provides the differential drive signal enabling a good fundamental rejection over a wide bandwidth. Measurements up to 100 GHz verify the circuits functionality. The output bandwidth of 75 GHz combined with less than 3 dB output power variation exceeds the results of previous publications with differential outputs.

Index Terms—Silicon Germanium, BiCMOS integrated circuits, Multiplying Circuits

I. INTRODUCTION

For test and measurement applications or emerging millimeter wave systems like software defined radio, frequency sources and multipliers covering a wide frequency range are required [1]. VCOs as frequency sources for millimeter wave applications suffer from high phase noise and low tunability. A commonly used solution is generating signals at lower frequencies and multiplying their outputs, for example by one or multiple frequency multipliers [2]–[4]. There are multiple solutions like using a single transistor, self mixing with Gilbert cell-based multipliers [5] or a push-push transistor pair [6]. For millimeter wave systems, differential signal sources are important due to many building blocks operating as differential circuits. Therefore, we present a modified push-push frequency doubler to generate differential outputs without the use of a post-doubler balun, the doubler is operational across a very wide bandwidth from 4.8 to 80 GHz output frequency. With synthesizers this enables flexible and ultra wideband signal generation [7].

II. CIRCUIT DESIGN

A. Active Balun

To drive the frequency doubler and provide a well balanced wideband differential signal, an active balun was integrated on chip. Passive baluns require a large area and offer only limited bandwidth [3]. Fig. 2 on the left side shows a simplified schematic of the used active balun topology. The circuit itself is a classical single transistor balun with $R_{\rm E,B}=R_{\rm C,B}$. Special care has to be taken to keep amplitude and phase balance with increasing frequency, since any error in the differential signal will translate into fundamental leakage at the doubler's output. Single transistor baluns introduce quite large errors at frequencies higher than $10\,{\rm GHz}$. Therefore, $C_{\rm E}$ is used




Fig. 1: Phase difference at collector and emitter of the balun's input transistor for different values for C_E .

to tune the phase and amplitude response in a first step, as can be seen in Fig. 1. Increasing this capacitance helps to keep the phase difference between the collector and emitter tap close to 180° . However, this acts as a peaking capacitor for the signal tapped at the collector, while being a low pass filter for the signal at the emitter. As a result the amplitude balance degrades drastically. As a trade-off with the focus on a better phase response $C_{\rm E}$ was chosen to be $15~{\rm fF}$. However, the response still shows a deviation from the desired differential signal. A second correction step is introduced with a fully differential amplifier following the balun stage. This stage uses a degenerated current mirror for common mode suppression.

B. Push-Push Doubler

As a frequency doubler a push-push configuration of two npn HBTs is used. In Fig. 2 the simplified circuit diagram of the push-push doubler stage is shown. The transistors are biased close to Class-B and so the circuit is operating as a rectifier. A differential signal at its input then generates a total current through the transistor pair with the main frequency component of $2f_{\rm in}$. Usually a single ended signal with $2f_{\rm in}$ is then taken from the collector [6], [8], [9]. The fundamental frequency is suppressed by the subtraction if the inputs are differential. However, depending on the balance of the input signal, it's power, circuit parasitics and non-idealities a certain amount of the fundamental frequency is still present at the output. Filtering of the fundamental frequency can be achieved by optimizing the output matching network for $2f_{\rm in}$ or high-




Fig. 2: Simplified circuit diagram of proposed doubler with balun and post amplifier. The emitter area is defined as the number of fingers (Nf) with $900 \,\mathrm{nm} \times 70 \,\mathrm{nm}$ each. The supply voltage for all stages is $1.8 \,\mathrm{V}$.





Fig. 3: Photograph of the Chip. Total area: $0.278 \,\mathrm{mm}^2$. Core area (balun and doubler): $280 \,\mathrm{\mu m} \times 125 \,\mathrm{\mu m} = 0.035 \,\mathrm{mm}^2$.


pass filters. Since we target a broadband operation this is not an option for this design, hence the integrated balun is optimized for the best possible differential symmetry. Here we use load resistors on both sides of the coupled npn pair to generate a differential voltage. Due to a lack of 2nd harmonic reflectors because of their limited bandwidth and other techniques (e.g. cascode [10]) to increase conversion gain the doubling stage itself has a low conversion gain. Therefore, a two stage fully differential amplification chain is used to boost the output signal. The amplifiers are optimized for a wide bandwidth and therefore only boost the conversion gain to around 1 dB. Fig. 3 shows a photograph of the chip with balun and doubler. The total area is $0.278 \,\mathrm{mm}^2$, while the active circuit core only accounts for 0.035 mm². It was fabricated in IHP's SG13G2 BiCMOS technology including npn HBTs with $f_T = 350 \,\text{GHz}$ and $f_{\text{max}} = 450 \,\text{GHz}$.

III. MEASUREMENT RESULTS

A breakout circuit of the balun is measured independently. It is tested with an on-wafer measurement system and 3-port S-



(a) S-parameters for active balun alone.



(b) Phase and Amplitude Imbalance.

Fig. 4: Balun small signal measurement response.

parameter setup. Fig.4 shows the results for this balun. Since the input is DC-Blocked S_{11} is greater than $-10\,\mathrm{dB}$ below $8\,\mathrm{GHz}$ but for higher frequencies S_{11} shows a good match. The amplitude and phase balance is very good with an amplitude mismatch below $0.5\,\mathrm{dB}$ and a phase mismatch below $\pm 2^\circ$ in the frequency range from 2.4 to $67\,\mathrm{GHz}$. The balun itself consumes $11.3\,\mathrm{mW}$ DC-power. The gain of the balun is low, since it is not designed for a $50\,\Omega$ load at the output, as it was the case during this measurement. Apart from having a




Fig. 5: Output harmonics at $P_{in} = -13 \, dBm$.




Fig. 6: Conversion gain and fundamental leakage at $P_{\rm in} = -13\,{\rm dBm}$.

slightly higher gain, the measurement and simulation fit very well and show the capability of this simple balun structure. The doubler with integrated balun is also measured with an on-wafer measurement setup. For measurements up to 50 GHz output frequency a Keysight N5247B VNA is used to measure the harmonics up to the 4th harmonic and to generate the input signal. Two ports are used as a differential receiver with calibration up to the measurement probe tips. Therefore, there is no need for external baluns to measure a differential response, which in turn would introduce measurement uncertainties. For output frequencies above 50 GHz a broadband frequency extender was used to measure the output power single ended. 3 dB was added to the measured power to account for the differential result. Fig. 5 shows the measured and simulated harmonic power with respect to the input frequency. There is a strong ripple on the measured power on the output above 50 GHz which is due to calibration difficulties for absolute power measurements in our system. Fig. 6 shows conversion gain and fundamental rejection. The results agree with simulated values. The simulated conversion gain 3 dBbandwidth is from 2.4 GHz to 56.4 GHz with respect to the input frequency. While in measurement the upper limit is at 40 GHz input frequency. However, due to probe losses not being accounted for in the power calibration this value is slightly underestimated. Fig. 7 presents conversion gain




Fig. 7: (a) Conversion gain and fundamental power with respect to the $2^{\rm nd}$ harmonic versus input power and (b) $2^{\rm nd}$ harmonic output power versus input power at $f_{\rm in}=25\,{\rm GHz}$.

and fundamental rejection at $f_{\rm in}=25\,{\rm GHz}$ as a function of input power. These results also match the simulated response. The total DC power consumption is $39.6\,{\rm mW}$ from a $1.8\,{\rm V}$ supply including $11.3\,{\rm mW}$ for the balun and $25.1\,{\rm mW}$ for the differential post amplifiers.

IV. CONCLUSION

We present a broadband frequency doubler based on the push-push topology with differential outputs. To drive the doubler and to establish a well defined phase relation between the doubler's input signal, an active balun was integrated on chip. It has a measured peak conversion gain of $1.7\,\mathrm{dB}$ with an input power of $-13\,\mathrm{dBm}$ at $f_\mathrm{in}=25\,\mathrm{GHz}$ while providing over $20\,\mathrm{dB}$ of fundamental rejection. The balun and doubler use a compact design without large passive structures and hence require only $0.035\,\mathrm{mm}^2$ for the active circuit area. The doubler has a measured $3\,\mathrm{dB}$ -bandwidth of at least $75\,\mathrm{GHz}$, with a good match between simulation and measurement. Tab. I presents an overview of similar publications for broadband doublers and doublers with differential outputs. Our frequency doubler shows the highest conversion gain $3\,\mathrm{dB}$ bandwidth for differential output circuits.

TABLE I: Comparison of wideband frequency doubler circuits.

	T11	T1	0	BW ^a	peak CG	Fundamental rejection	$P_{\rm DC}$
	Technology	Topology	Output	(GHz)	(dB)	(dB)	(mW)
[11]	InP DHBT	Gilbert cell	single ended	DC - 86	-0.25		730
[3]	0.18 μm CMOS	push-push	single ended	15 - 36	-10	33	4 - 11
[5]	0.18 µm SiGe	Gilbert cell	differential	36 - 80	10.2	20	137
[12]	0.18 µm SiGe	Gilbert cell	differential	37 @120 GHz	3	21	69
[8]	130 nm SiGe	push-push	differential ^b	55.6 - 66.5	-15	42	23.5
This work	130 nm SiGe	push-push	differential	5 - 80	1.7	18.5	39.6

^a Conversion Gain 3 dB bandwidth, ^b two doublers with polyphase filter

REFERENCES

- [1] S. Rong, J. Yin, and H. C. Luong, "A 0.05- to 10-GHz, 19- to 22-GHz, and 38- to 44-GHz frequency synthesizer for software-defined radios in 0.13-μm CMOS process," in *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 63, no. 1, Jan. 2016, pp. 109–113.
- [2] G. Liu, A. C. Ulusoy, A. Trasser, and H. Schumacher, "64 to 86 GHz VCO utilizing push-push frequency doubling in a 80 GHz fT SiGe HBT technology," in 2010 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF), Jan. 2010, pp. 239–242.
- [3] P.-H. Tsai, Y.-H. Lin, J.-L. Kuo, Z.-M. Tsai, and H. Wang, "Broadband Balanced Frequency Doublers With Fundamental Rejection Enhancement Using a Novel Compensated Marchand Balun," *IEEE Transactions* on Microwave Theory and Techniques, vol. 61, no. 5, pp. 1913–1923, May 2013.
- [4] C. Bredendiek, N. Pohl, K. Aufinger, and A. Bilgic, "An ultra-wideband D-Band signal source chip using a fundamental VCO with frequency doubler in a SiGe bipolar technology," in 2012 IEEE Radio Frequency Integrated Circuits Symposium, Jun. 2012, pp. 83–86.
- [5] A. Y.-K. Chen, Y. Baeyens, Y.-K. Chen, and J. Lin, "A 36–80 GHz High Gain Millimeter-Wave Double-Balanced Active Frequency Doubler in SiGe BiCMOS," *IEEE Microwave and Wireless Components Letters*, vol. 19, no. 9, pp. 572–574, Sep. 2009.
- [6] S. G. Rao, M. Frounchi, and J. D. Cressler, "Triaxial Balun With Inherent Harmonic Reflection for Millimeter-Wave Frequency Doublers," *IEEE Transactions on Microwave Theory and Techniques*, vol. 69, no. 6, pp. 2822–2831, Jun. 2021.
- [7] J. Yin and H. C. Luong, "A 0.37-to-46.5GHz frequency synthesizer for software-defined radios in 65nm CMOS," in 2014 Symposium on VLSI Circuits Digest of Technical Papers, Jun. 2014, pp. 1–2.
- [8] V. Rieß, P. V. Testa, C. Carta, and F. Ellinger, "Analysis and Design of a 60 GHz Fully-Differential Frequency Doubler in 130 nm SiGe BiCMOS," in 2018 IEEE International Symposium on Circuits and Systems (ISCAS), May 2018, pp. 1–5.
- [9] S. Chakraborty, L. E. Milner, X. Zhu, L. T. Hall, O. Sevimli, and M. C. Heimlich, "A K-Band Frequency Doubler With 35-dB Fundamental Rejection Based on Novel Transformer Balun in 0.13- μm SiGe Technology," *IEEE Electron Device Letters*, vol. 37, no. 11, pp. 1375–1378, Nov. 2016.
- [10] J.-J. Hung, T. Hancock, and G. Rebeiz, "High-power high-efficiency SiGe Ku- and Ka-band balanced frequency doublers," *IEEE Transactions* on Microwave Theory and Techniques, vol. 53, no. 2, pp. 754–761, Feb. 2005
- [11] V. Puyal, A. Konczykowska, P. Nouet, S. Bernard, M. Riet, F. Jorge, and J. Godin, "A broad-band active frequency doubler operating up to 120 GHz," in *European Gallium Arsenide and Other Semiconductor Application Symposium, GAAS 2005*, Oct. 2005, pp. 557–560.
- [12] A. Ergintav, F. Herzel, J. Borngräber, D. Kissinger, and H. J. Ng, "An integrated 122GHz differential frequency doubler with 37GHz bandwidth in 130 nm SiGe BiCMOS technology," in 2017 IEEE MTT-S International Conference on Microwaves for Intelligent Mobility (ICMIM), Mar. 2017, pp. 53–56.