

# Clock Generator (v3.02a)

DS614 December 2, 2009

**Product Specification** 

#### Introduction

The Clock Generator module provides clocks according to system wide clock requirements.

#### **Features**

- Automatic instantiation of Digital Clock Manager (DCM) modules and their connections
- Automatic instantiation of PLL modules and their connections
- Automatic instantiation of MMCM modules and their connections
- Automatic BUFG insertion
- Automatic DCM, PLL, and MMCM reset sequence determination and connection

LogiCORE™ IP Facts					
С	Core Specifics				
Supported Device Family  Spartan®-3A/3A DSP, Spartan-3, Spartan-3E, Automotive Spartan 3/3E/3A/3A DSP, Spartan-6, Virtex®-4/4Q/4QV, Virtex-5/5FX, Virtex-6/6CX					
Re	sources Used				
	Min	Max			
LUTs	N/A	N/A			
FFs	N/A	N/A			
Block RAMs	N/A	N/A			
DCMs	0	4			
PLLs	0	2			
MMCMs	0	4			
Pro	vided with Core				
Documentation	Product Specificat	ion			
Design File Formats	VHDL				
Constraints File	EDK TCL General	ed			
Verification	N/A				
Instantiation Template	EDK				
Design	Tool Requireme	ents			
Xilinx Implementation Tools					
/erification ModelSim PE/SE 6.4b or later					
Simulation ModelSim PE/SE 6.4b or later					
Synthesis XST					
	Support				
Provided by Xilinx, Inc.					



## **Functional Description**

The block diagram for the Clock Generator module is shown in Figure 1.




Figure 1: Clock Generator Modules Block Diagram

DS614 01 042709



The Clock Generator module provides clock signals according to system wide clock requirements. The sub-system, depending on the FPGA family, is composed of up to four MMCM modules, four DCM modules, two PLL modules, BUFGs, clock inverters, and reset logics.

The Clock Generator module supports the following clock requirements:

- One input reference clock
- One feedback clock for clock deskew
- Up to 16 output clocks: see the DCM, PLL, and MMCM primitives for clock frequency ranges
- Fixed phase shift (0 to 359 degrees) for output clocks
- Variable phase shift on Virtex-6 devices
- Skew between clock outputs can be reduced through grouping. The outputs within the same group are generated from the respective DCM, PLL or MMCM module
- Supports device families listed in the Supported Device Family field of the LogiCORE Facts Table.
   Input and output clock frequency range check according to device family selection using the slowest speed grade
- Supports both active high and active low external reset

If clock requirements can not be met, then the LOCKED output signal remains inactive and the output clocks are undetermined.

## **Clock Generator I/O Signals**

The interface signals for the Clock Generator module are listed and described in Table 1.

Table 1: Clock Generator Signal Descriptions

Signal Name	I/O	Initial State	Description
RST	I		If C_EXT_RESET_HIGH = 0, an inverter is inserted; otherwise, this signal is connected to the reset port of the DCM, PLL, or MMCM.
CLKIN	Į		Connect to CLKIN of DCM, PLL, or MMCM.
CLKFBIN	I		Connect to CLKFB of a DCM, if used. CLKBIN is not used typically, because the Clock Generator will connect up the feedback connects automatically.
PSCLK	1		Phase shift clock input
PSINCDEC	I		Phase shift increment/decrement input
PSEN	I		Phase shift enable input
PSDONE	0		Phase shift done input
CLKOUT0-15	0	Low	Connect to the clock output port of a DCM, PLL, or MMCM. A BUFG is inserted; a clock inverter may be inserted.
CLKFBOUT	0	Low	Connect to the CLK0 port of a DCM, if used, a BUFG is inserted.
LOCKED	0	Low	LOCKED = High indicates all required clocks are stable.



# **Design Parameters**

The parameters defined for the Clock Generator module are listed and described in Table 2.

**Table 2: Clock Generator Parameters** 

Parameter Name	Feature Description	Allowable Values	Default	VHDL Type
C_CLKIN_FREQ	Frequency (Hz) of CLKIN	natural	0	integer
C_CLKFBIN_FREQ	Frequency (Hz) of CLKFBIN	natural	0	integer
C_CLKFBIN_DESKEW	CLKFIN clock deskew with CLKOUTi	NONE, CLKOUT <i>i</i> , <i>i</i> =0,,15	NONE	string
C_CLKOUT <i>i_</i> FREQ	<i>i</i> =0,,15, frequency (Hz) of CLKOUT <i>i</i>	natural	0	integer
C_CLKOUTi_PHASE	<i>i</i> =0,,15, phase shift of CLKOUT <i>i</i>	0 to 359	0	integer
C_CLKOUT <i>i</i> _GROUP	<i>i</i> =0,,15, group name of CLKOUT <i>i</i>	NONE, DCM0, DCM1, DCM2, DCM3, PLL0, PLL0_ADJUST, PLL1, PLL1_ADJUST, MMCM0, MMCM1, MMCM2, MMCM3	NONE	string
C_CLKOUT <i>i_</i> BUF	<i>i</i> =0,,15, if TRUE, insert BUFG for CLKOUT <i>i</i>	TRUE, FALSE	TRUE	boolean
C_CLKOUTi_VARIABLE PHASE	i=0,,15, if TRUE, set MMCM clock output USE_FINE_PS	TRUE, FALSE	TRUE	boolean
C_CLKFBOUT_FREQ	Frequency (Hz) of CLKFBOUT	natural	0	integer
C_CLKFBOUT_GROUP	Group name of CLKFBOUT	NONE, MMCM0, MMCM1, MMCM2, MMCM3	NONE	string
C_CLKFBOUT_BUF	Insert BUFG for CLKFBOUTi	TRUE, FALSE	NONE	boolean
C_PSDONE_GROUP	Group name of PSDONE to specify the variable phase controlled MMCM name	NONE, MMCM0, MMCM0_FB, MMCM1, MMCM1_FB, MMCM2, MMCM2_FB, MMCM3, MMCM3_FB	NONE	string
C_EXT_RESET_HIGH	External reset active high	0, 1	0	integer
C_FAMILY	Target architecture family for design	spartan3, spartan3e, spartan3ad, spartan3adsp, aspartan3, aspartan3e, aspartan3adsp,spartan6, virtex4, qvirtex4, qvvirtex4, virtex5, virtex5fx, virtex6, virtex6cx	virtex5	string
C_SPEEDGRADE	Allowable values for target device speed grade	string	default	string



The parameters to describe the internal view of Clock Generator module are listed and described in Table 3.

Table 3: Clock Generator Parameters (low level internal view)

Parameter Name	Feature Description	Allowable Values	Default	VHDL Type
C_CLK_GEN	Set the value to UPDATE to generate the clock circuit from high level parameters. The value is changed to PASSED if all required CLKOUTs are generated by DCM, PLL, or MMCM; otherwise changed to FAILED	UPDATE, PASSED, FAILED	UPDATE	string
C_CLKOUT <i>i_</i> MODULE	<i>i</i> =0,,15, module connected toCLKOUT <i>i</i>	NONE, CLKGEN, DCM0-3, PLL0-1, MMCM0-3	NONE	string
C_CLKOUT <i>i</i> _ PORT	<i>i</i> =0,,15, port connected to CLKOUT <i>i</i> , (use <i>port_name</i> B if BUFG is inserted)	NONE, CLKIN, CLKFBIN, CLKOUTO- 6(B), CLKFBOUT(B), CLK0(B), CLK90(B), CLK180(B), CLK270(B), CLKDV(B), CLKDV180(B), CLK2X(B), CLK2X180(B), CLK2X180(B), CLKFX(B), CLKFX(B),	NONE	string
C_CLKFBOUT_ MODULE	Module connected to CLKFBOUT	Same as C_CLKOUT <i>i_</i> MODULE	NONE	string
C_CLKFBOUT_ PORT	Port connected to CLKFBOUT	Same as C_CLKOUT <i>i_</i> PORT	NONE	string
C_PSDONE_ MODULE	Module connected to CLKFBOUT	Same as C_CLKOUTi_ MODULE	NONE	string
C_DCMi_DFS_ FREQUENCY_MODE	i=0,3, C_DFS_FREQUENCY of DCMi	Same as DCM primitive	LOW	string
C_DCMi_DLL_ FREQUENCY_MODE	i=0,3, C_DLL_FREQUENCY of DCMi	Same as DCM primitive	LOW	string
C_DCMi_CLK_ FEEDBACK	i=0,,3, C_CLK_FEEDBACK of DCMi	Same as DCM primitive	1X	string
C_DCMi_CLKOUT_ PHASE_SHIFT	<i>i</i> =0,,3, C_CLKOUT_PHASE_SHIFT of DCM <i>i</i>	Same as DCM primitive	NONE	string
C_DCM <i>i</i> _PHASE_ SHIFT	i=0,,3, C_PHASE_SHIFT of DCMi	Same as DCM primitive	0	integer
C_DCMi_CLKFX_ MULTIPLY	i=0,,3, C_CLKFX_MULTIPLY of DCMi	Same as DCM primitive	4	integer
C_DCMi_CLKFX_ DIVIDE	i=0,,3, C_CLKFX_DIVIDE of DCMi	Same as DCM primitive	1	integer
C_DCMi_CLKDV_ DIVIDE	i=0,,3, C_CLKDV_DIVIDE of DCMi	Same as DCM primitive	2.0	real



Table 3: Clock Generator Parameters (low level internal view) (Cont'd)

Parameter Name	Feature Description	Allowable Values	Default	VHDL Type
C_DCMi_CLK0_ BUF	i=0,,3, if TRUE, a BUFG is inserted for DCMi CLK0	TRUE, FALSE	FALSE	boolean
C_DCMi_CLK90_ BUF	<i>i</i> =0,,3, if TRUE, a BUFG is inserted for DCM <i>i</i> CLK90	TRUE, FALSE	FALSE	boolean
C_DCMi_CLK180_ BUF	<i>i</i> =0,,3, if TRUE, a BUFG is inserted for DCM <i>i</i> CLK180	TRUE, FALSE	FALSE	boolean
C_DCMi_CLK270_ BUF	<i>i</i> =0,,3, if TRUE, a BUFG is inserted for DCM <i>i</i> CLK270	TRUE, FALSE	FALSE	boolean
C_DCMi_CLKDV_ BUF	<i>i</i> =0,,3, if TRUE, a BUFG is inserted for DCM <i>i</i> CLKDV	TRUE, FALSE	FALSE	boolean
C_DCMi_CLKDV180_ BUF	<i>i</i> =0,,3, if TRUE, a BUFG is inserted for DCM <i>i</i> CLKDV180	TRUE, FALSE	FALSE	boolean
C_DCMi_CLK2X_ BUF	<i>i</i> =0,,3, if TRUE, a BUFG is inserted for DCM <i>i</i> CLK2X	TRUE, FALSE	FALSE	boolean
C_DCMi_CLK2X180_ BUF	<i>i</i> =0,,3, if TRUE, a BUFG is inserted for DCM <i>i</i> CLK2X180	TRUE, FALSE	FALSE	boolean
C_DCMi_CLKFX_ BUF	<i>i</i> =0,,3, if TRUE, a BUFG is inserted for DCM <i>i</i> CLKFX	TRUE, FALSE	FALSE	boolean
C_DCMi_CLKFX180_ BUF	<i>i</i> =0,,3, if TRUE, a BUFG is inserted for DCM <i>i</i> CLKFX180	TRUE, FALSE	FALSE	boolean
C_DCMi_CLKIN_ MODULE	<i>i</i> =0,,3, module connect to CLKIN of DCM <i>i</i>	Same as C_CLKOUT <i>i</i> _ MODULE	NONE	string
C_DCMi_CLKIN_ PORT	<i>i</i> =0,,3, port connect to CLKIN of DCM <i>i</i>	Same as C_CLKOUT <i>i_</i> PORT	NONE	string
C_DCMi_CLKFB_ MODULE	i=0,,3, module connect to CLKFB of DCMi	Same as C_CLKOUT <i>i_</i> MODULE	NONE	string
C_DCMi_CLKFB_ PORT	<i>i</i> =0,,3, port connect to CLKFB of DCM <i>i</i>	Same as C_CLKOUT <i>i_</i> PORT	NONE	string
C_DCMi_RST_ MODULE	<i>i</i> =0,,3, module connect to RST of DCM <i>i</i>	Same as C_CLKOUT <i>i_</i> MODULE	NONE	string
C_PLLi_DIVCLK_ DIVIDE	i=0,1, C_DIVCLK_DIVIDE of PLLi	Same as PLL primitive	1	integer
C_PLLi_CLKFBOUT_ MULT	i=0,,3, C_CLKFBOUT_MULT of PLLi	Same as PLL primitive	1	integer
C_PLL <i>i</i> _CLKFBOUT_ PHASE	<i>i</i> =0,1, C_CLKFBOUT_PHASE of PLL <i>i</i>	Same as PLL primitive	0	integer
C_PLLi_CLKIN1_ PERIOD	i=0,1, C_CLKIN1_PERIOD of PLLi	Same as PLL primitive	0.0	real
C_PLL <i>i</i> _CLKOUT0_ DIVIDE	i=0,1, C_CLKOUT0_DIVIDE of PLLi	Same as PLL primitive	1	integer
C_PLLi_CLKOUT0_ PHASE	i=0,1, C_CLKOUT0_PHASE of PLLi	Same as PLL primitive	0	integer



Table 3: Clock Generator Parameters (low level internal view) (Cont'd)

Parameter Name	Feature Description	Allowable Values	Default	VHDL Type
C_PLL <i>i</i> _CLKOUT0_ DESKEW_ADJUST	i=0,1, C_CLKOUT0_DESKEW_ADJUST of PLLi	Same as PLL primitive	NONE	string
C_PLL <i>i</i> _CLKOUT1_ DIVIDE	i=0,1, C_CLKOUT1_DIVIDE of PLLi	Same as PLL primitive	1	integer
C_PLL <i>i</i> _CLKOUT1_ PHASE	i=0,1, C_CLKOUT1_PHASE of PLLi	Same as PLL primitive	0	integer
C_PLL <i>i</i> _CLKOUT1_ DESKEW_ADJUST	i=0,1, C_CLKOUT1_DESKEW_ADJUST of PLLi	Same as PLL primitive	NONE	string
C_PLL <i>i</i> _CLKOUT2_ DIVIDE	i=0,1, C_CLKOUT2_DIVIDE of PLLi	Same as PLL primitive	1	integer
C_PLL <i>i</i> _CLKOUT2_ PHASE	i=0,1, C_CLKOUT2_PHASE of PLLi	Same as PLL primitive	0	integer
C_PLLi_CLKOUT2_ DESKEW_ADJUST	i=0,1, C_CLKOUT2_DESKEW_ADJUST of PLLi	Same as PLL primitive	NONE	string
C_PLL <i>i_</i> CLKOUT3_ DIVIDE	<i>i</i> =0,1, C_CLKOUT3_DIVIDE of PLL <i>i</i>	Same as PLL primitive	1	integer
C_PLL <i>i</i> _CLKOUT3_ PHASE	i=0,1, C_CLKOUT3_PHASE of PLLi	Same as PLL primitive	0	integer
C_PLLi_CLKOUT3_ DESKEW_ADJUST	i=0,1, C_CLKOUT3_DESKEW_ADJUST of PLLi	Same as PLL primitive	NONE	string
C_PLL <i>i</i> _CLKOUT4_ DIVIDE	i=0,1, C_CLKOUT4_DIVIDE of PLLi	Same as PLL primitive	1	integer
C_PLL <i>i</i> _CLKOUT4_ PHASE	i=0,1, C_CLKOUT4_PHASE of PLLi	Same as PLL primitive	0	integer
C_PLLi_CLKOUT4_ DESKEW_ADJUST	i=0,1, C_CLKOUT4_DESKEW_ADJUST of PLLi	Same as PLL primitive	NONE	string
C_PLL <i>i_</i> CLKOUT5_ DIVIDE	i=0,1, C_CLKOUT5_DIVIDE of PLLi	Same as PLL primitive	1	integer
C_PLL <i>i</i> _CLKOUT5_ PHASE	i=0,1, C_CLKOUT5_PHASE of PLLi	Same as PLL primitive	0	integer
C_PLLi_CLKOUT5_D ESKEW_ADJUST	i=0,1, C_CLKOUT5_DESKEW_ADJUST of PLLi	Same as PLL primitive	NONE	string
C_PLLi_CLKFBOUT_ DESKEW_ADJUST	i=0,1, C_CLKFBOUT_DESKEW_ADJUST of PLLi	Same as PLL primitive	NONE	string
C_PLL <i>i</i> _CLKOUT0_ BUF	<i>i</i> =0,1, if TRUE, a BUFG is inserted for PLL <i>i</i> CLKOUT0	TRUE, FALSE	FALSE	boolean
C_PLL <i>i</i> _CLKOUT1_ BUF	<i>i</i> =0,1, if TRUE, a BUFG is inserted for PLL <i>i</i> CLKOUT1	TRUE, FALSE	FALSE	boolean



Table 3: Clock Generator Parameters (low level internal view) (Cont'd)

Parameter Name	Feature Description	Allowable Values	Default	VHDL Type
C_PLLi_CLKOUT2_ BUF	<i>i</i> =0,1, if TRUE, a BUFG is inserted for PLL <i>i</i> CLKOUT2	TRUE, FALSE	FALSE	boolean
C_PLL <i>i</i> _CLKOUT3_ BUF	<i>i</i> =0,1, if TRUE, a BUFG is inserted for PLL <i>i</i> CLKOUT3	TRUE, FALSE	FALSE	boolean
C_PLL <i>i</i> _CLKOUT4_ BUF	<i>i</i> =0,1, if TRUE, a BUFG is inserted for PLL <i>i</i> CLKOUT4	TRUE, FALSE	FALSE	boolean
C_PLL <i>i</i> _CLKOUT5_ BUF	<i>i</i> =0,1, if TRUE, a BUFG is inserted for PLL <i>i</i> CLKOUT5	TRUE, FALSE	FALSE	boolean
C_PLLi_CLKIN1_ MODULE	<i>i</i> =0,1, module connect to CLKIN1 of PLL <i>i</i>	Same as C_CLKOUT <i>i</i> _MODULE	NONE	string
C_PLLi_CLKIN1_ PORT	i=0,1, port connect to CLKIN1 of PLLi	Same as C_CLKOUT <i>i</i> _PORT	NONE	string
C_PLLi_CLKFBIN_ MODULE	<i>i</i> =0,1, module connect to CLKFBIN of PLL <i>i</i>	Same as C_CLKOUT <i>i_</i> MODULE	NONE	string
C_PLLi_CLKFBIN_ PORT	<i>i</i> =0,1, port connect to CLKFBIN of PLL <i>i</i>	Same as C_CLKOUT <i>i</i> _PORT	NONE	string
C_PLLi_RST_ MODULE	<i>i</i> =0,1, module connect to RST of PLLi	Same as C_CLKOUT <i>i</i> _ MODULE	NONE	string
C_MMCM <i>i</i> _ BANDWIDTH	i-1,,3, C_BANDWITH of MMCMi	Same as MMCM primitive	OPTIMIZ ED	string
C_MMCM <i>i</i> _ CLKFBOUT	i-1,,3, C_CLKFBOUT_MULT_F of MMCM/	Same as MMCM primitive	1.0	real
C_MMCM <i>i</i> _ CLKFBOUT_PHASE	i-1,,3, C_CLKFBOUT_PHASE of MMCMi	Same as MMCM primitive	0.0	real
C_MMCMi_CLKFBOU T_USE_FINE_PS	i-1,,3, C_CLKFBOUT_USE_FINE_PS of MMCMi	Same as MMCM primitive	FALSE	boolean
C_MMCMi_CLKIN1_ PERIOD	i-1,,3, C_CLK1_PERIOD of MMCMi	Same as MMCM primitive	0.0	real
C_MMCM <i>i</i> _CLKOUT0 _DIVIDE_F	i-1,,3, C_CLKOUT0_DIVIDE_F of MMCMi	Same as MMCM primitive	1.0	real
C_MMCMi_CLKOUT0 _DUTY_CYCLE	/-1,,3,C_CLKOUT0_DUTY_CYCLE of MMCMi	Same as MMCM primitive	0.5	real
C_MMCMi_CLKOUT0 _PHASE	i-1,,3, C_CLKOUT0_PHASE of MMCMi	Same as MMCM primitive	0.0	real
C_MMCMi_CLKOUT1 _DIVIDE	i-1,,3, C_CLKOUT1_DIVIDE of MMCMi	Same as MMCM primitive	1	integer
C_MMCM <i>i_</i> CLKOUT1 _DUTY_CYCLE	i-1,,3, C_CLKOUT1_DUTY_CYCLE of MMCMi	Same as MMCM primitive	0.5	real
C_MMCMi_CLKOUT1 _PHASE	i-1,,3, C_CLKOUT1_PHASE of MMCMi	Same as MMCM primitive	0.0	real
C_MMCM <i>i</i> _CLKOUT2 _DIVIDE	i-1,,3, C_CLKOUT2_DIVIDE of MMCMi	Same as MMCM primitive	1	integer



Table 3: Clock Generator Parameters (low level internal view) (Cont'd)

Parameter Name	Feature Description	Allowable Values	Default	VHDL Type
C_MMCM <i>i</i> _CLKOUT2 _DUTY_CYCLE	i-1,,3,C_CLKOUT2_DUTY_CYCLE of MMCMi	Same as MMCM primitive	0.5	real
C_MMCM <i>i</i> _CLKOUT2 _PHASE	i-1,,3, C_CLKOUT2_PHASE of MMCMi	Same as MMCM primitive	0.0	real
C_MMCM <i>i</i> _CLKOUT3 _DIVIDE	i-1,,3, C_CLKOUT3_DIVIDE of MMCMi	Same as MMCM primitive	1	integer
C_MMCM <i>i_</i> CLKOUT3 _DUTY_CYCLE	<i>i</i> -1,,3,C_CLKOUT3_DUTY_CYCLE of MMCM <i>i</i>	Same as MMCM primitive	0.5	real
C_MMCM <i>i</i> _CLKOUT3 _PHASE	i-1,,3, C_CLKOUT3_PHASE of MMCMi	Same as MMCM primitive	0.0	real
C_MMCM <i>i</i> _CLKOUT4 _DIVIDE	i-1,,3, C_CLKOUT4_DIVIDE of MMCMi	Same as MMCM primitive	1	integer
C_MMCM <i>i</i> _CLKOUT4 _DUTY_CYCLE	<i>i</i> -1,,3,C_CLKOUT4_DUTY_CYCLE of MMCM <i>i</i>	Same as MMCM primitive	0.5	real
C_MMCM <i>i</i> _CLKOUT4 _PHASE	i-1,,3, C_CLKOUT4_PHASE of MMCMi	Same as MMCM primitive	0.0	real
C_MMCM <i>i</i> _CLKOUT5 _DIVIDE	i-1,,3, C_CLKOUT5_DIVIDE of MMCMi	Same as MMCM primitive	1	integer
C_MMCMi_CLKOUT5 _DUTY_CYCLE	i-1,,3,C_CLKOUT5_DUTY_CYCLE of MMCMi	Same as MMCM primitive	0.5	real
C_MMCMi_CLKOUT5 _PHASE	i-1,,3, C_CLKOUT5_PHASE of MMCMi	Same as MMCM primitive	0.0	real
C_MMCM_CLKOUT6_ DIVIDE	i-1,,3, C_CLKOUT3_DIVIDE of MMCMi	Same as MMCM primitive	1	integer
C_MMCMi_CLKOUT6 _DUTY_CYCLE	<i>i</i> -1,,3,C_CLKOUT3_DUTY_CYCLE of MMCM <i>i</i>	Same as MMCM primitive	0.5	real
C_MMCM <i>i</i> _CLKOUT6 _PHASE	i-1,,3, C_CLKOUT3_PHASE of MMCMi	Same as MMCM primitive	0.0	real
C_MMCMi_CLKOUT0 _USE_FINE_PS	i-1,,3, C_CLKOUT0_USE_FINE_PS of MMCMi	Same as MMCM primitive	FALSE	boolean
C_MMCMi_CLKOUT1 _USE_FINE_PS	i-1,,3, C_CLKOUT1_USE_FINE_PS of MMCMi	Same as MMCM primitive	FALSE	boolean
C_MMCMi_CLKOUT2 _USE_FINE_PS	i-1,,3, C_CLKOUT2_USE_FINE_PS of MMCMi	Same as MMCM primitive	FALSE	boolean
C_MMCMi_CLKOUT3 _USE_FINE_PS	i-1,,3, C_CLKOUT3_USE_FINE_PS of MMCMi	Same as MMCM primitive	FALSE	boolean
C_MMCMi_CLKOUT4 _USE_FINE_PS	i-1,,3, C_CLKOUT4_USE_FINE_PS of MMCMi	Same as MMCM primitive	FALSE	boolean
C_MMCMi_CLKOUT5 _USE_FINE_PS	i-1,,3, C_CLKOUT5_USE_FINE_PS of MMCMi	Same as MMCM primitive	FALSE	boolean



Table 3: Clock Generator Parameters (low level internal view) (Cont'd)

Parameter Name	Feature Description	Allowable Values	Default	VHDL Type
C_MMCMi_CLKOUT6 _USE_FINE_PS	i-1,,3, C_CLKOUT6_USE_FINE_PS of MMCMi	Same as MMCM primitive	FALSE	boolean
C_MMCM <i>i</i> _ COMPENSATION	i-1,,3, C_COMPENSATION of MMCMi	Same as MMCM primitive	ZHOLD	string
C_MMCMi_DIVCLK_D IVIDE	i-1,,3, DIVCLK_DIVIDE of MMCMi	Same as MMCM primitive	1	integer
C_MMCMi_REF_ JITTER1	i-1,,3, REF_JITTER1 of MMCMi	Same as MMCM primitive	0.010	real
C_MMCMi_CLKIN1_ BUF	i-1,,3, C_CLKIN_BUF of MMCMi	Same as MMCM primitive	FALSE	real
C_MMCMi_ CLKFBOUT_BUF	i-1,,3, C_CLKFBOUT_BUF of MMCMi	Same as MMCM primitive	FALSE	boolean
C_MMCMi_CLOCK_ HOLD	i-1,,3, C_CLOCK_HOLD of MMCMi	Same as MMCM primitive	FALSE	boolean
C_MMCM <i>i</i> _STARTUP _WAIT	i-1,,3, C_STARTUP_WAIT of MMCMi	Same as MMCM primitive	FALSE	boolean
C_MMCMi_EXT_ RESET_HIGH	i-1,,3, C_EXT_RESET_HIGH of MMCMi	Same as MMCM primitive	1	integer
C_MMCMi_FAMILY	i-1,,3, C_FAMILY of MMCMi	Same as MMCM primitive	Virtex6	string
C_MMCMi_CLKOUT0 _BUF	<i>i</i> -0,1, if TRUE, a BUFG is inserted for MMCM <i>i</i> CLKOUT0	TRUE/FALSE	FALSE	boolean
C_MMCMi_CLKOUT1 _BUF	<i>i</i> -0,1, if TRUE, a BUFG is inserted for MMCM <i>i</i> CLKOUT1	TRUE/FALSE	FALSE	boolean
C_MMCMi_CLKOUT2 _BUF	<i>i</i> -0,1, if TRUE, a BUFG is inserted for MMCM <i>i</i> CLKOUT2	TRUE/FALSE	FALSE	boolean
C_MMCMi_CLKOUT3 _BUF	<i>i</i> -0,1, if TRUE, a BUFG is inserted for MMCM <i>i</i> CLKOUT3	TRUE/FALSE	FALSE	boolean
C_MMCMi_CLKOUT4 _BUF	<i>i</i> -0,1, if TRUE, a BUFG is inserted for MMCM <i>i</i> CLKOUT4	TRUE/FALSE	FALSE	boolean
C_MMCMi_CLKOUT5 _BUF	<i>i</i> -0,1, if TRUE, a BUFG is inserted for MMCM <i>i</i> CLKOUT5	TRUE/FALSE	FALSE	boolean
C_MMCMi_CLKOUT6 _BUF	<i>i</i> -0,1, if TRUE, a BUFG is inserted for MMCM <i>i</i> CLKOUT6	TRUE/FALSE	FALSE	boolean
C_MMCMi_CLKIN1_M ODULE	<i>i</i> -1,,3, module connect to CLKIN1 of MMCM <i>i</i>	Same as C_CLKOUT <i>i_</i> MODULE	NONE	string
C_MMCMi_CLKIN1_ PORT	<i>i</i> -1,,3, port connect to CLKIN1 of MMCM <i>i</i>	Same as C_CLKOUT <i>i_</i> PORT	NONE	string



Table 3: Clock Generator Parameters (low level internal view) (Cont'd)

Parameter Name	Feature Description	Allowable Values	Default	VHDL Type
C_MMCMi_CLKFBIN_ MODULE	<i>i</i> -1,,3, module connect to CLKFBIN of MMCM <i>i</i>	Same as C_CLKOUT <i>i</i> _MODULE	NONE	string
C_MMCMi_CLKFBIN_ PORT	<i>i</i> -1,,3, port connect to CLKFBIN of MMCM <i>i</i>	Same as C_CLKOUT <i>i</i> _PORT	NONE	string
C_MMCMi_RST_ MODULE	<i>i</i> -0.3, module connect to RST of MMCM <i>i</i>	Same as C_CLKOUT <i>i</i> _MODULE	NONE	string

The parameter values in Table 3 are generated automatically from the parameter values in Table 2.

# **Parameter - Port Dependencies**

Table 4 contains the effects of setting various parameters.

Table 4: Clock Generator Parameter-Port Dependencies

Parameter	Port	Description
C_CLKIN_FREQ	CLKIN	0 - CLKIN is not used
C_CLKFBIN_FREQ	CLKFBIN, CLKFBOUT	0 - CLKFBIN is not used. It has to be equal to C_CLKFBOUT_FREQ. The edges from CLKFBIN line up with the edges from the first <i>CLKOUTi</i> ( <i>i</i> =0,, 15) clock that has C_CLKOUT <i>i</i> _FREQ = C_CLKFBIN_FREQ.
C_CLKFBIN_DESKEW	CLKFBIN, CLKFBOUT	CLKFBIN clock deskew with CLKOUT
C_CLKOUT <i>i</i> _FREQ	CLKOUT <i>i</i> ( <i>i</i> =0,,15)	0 - CLKOUTi is not used
C_CLKOUTi_PHASE	CLKOUT <i>i</i> ( <i>i</i> =0,,15)	
C_CLKOUTi_GROUP	CLKOUT <i>i</i> ( <i>i</i> =0,,15)	NONE - CLKOUTi has no group requirement
C_CLKOUT <i>i</i> _BUF	CLKOUT <i>i</i> ( <i>i</i> =0,,15)	Set to FALSE if C_CLKOUTi_FREQ is 0
C_CLKOUT <i>i</i> _VARIABLE_ PHASE	CLKOUT <i>i</i> ( <i>i</i> =0,,15)	Set MMCM clock USE_FINE_PS if CLKOUTi is variable phase shifted output of MMCM; see "Differences Between Clock Generator v3.02a and v3.01a" on page 12.
C_CLKFBOUT_FREQ	CLKFBIN, CLKFBOUT	0 - CLKFBOUT is not used; has to be equal to C_CLKFBIN_FREQ
C_CLKFBOUT_GROUP	CLKFBIN, CLKFBOUT	NONE - Do not specify MMCM for external feedback
C_CLKFBOUT_BUF	CLKFBOUT	Set to FALSE if C_CLKBOUT_FREQ is 0
C_PSDONE_GROUP	PSDONE	NONE - Do not specify MMCM connected to variable phase shift control signal



#### Differences Between Clock Generator v3.02a and v3.01a

The differences between versions 3.01a and 3.02a determine how the core is used in Virtex-6 FPGA designs with variable phase enabled clocks.

When the variable phase on the feedback clock is *not* enabled, the value of parameter C\_PSDONE\_GROUP is MMCM<i>\_FB — there is no difference between the 2 versions.

Although the value of parameter C\_PSDONE\_GROUP remains at MMCMi\_FB when the variable phase on the feedback clock is enabled, the values of parameter C\_CLKOUTi have opposite implications between the two versions.

For v3.01.a core, when C\_CLKOUT<i>\_VARIABLE\_PHASE is TRUE, the corresponding clock output from the core has a fixed phase shift. When the value is FALSE, the phase of the corresponding clock output from the core is dynamically shifted.

For v3.02.a core, when C\_CLKOUT<i>\_VARIABLE\_PHASE is FALSE, the corresponding clock output from the core has fixed phase shift; when the value is TRUE, the phase of the corresponding clock output from the core is dynamically shifted.

The differences are summarized in Table 5 and Table 6.

Table 5: Variable Phase Shift Parameters, their Values and the Implications in v3.01a

C_PSDONE_GROUP	C_CLKOUTi_VARIABLE_PHASE	Phase Shift of CLKOUTi
MMCMi (i=0~3) or NONE	TRUE	Variable phase shift.
MMCMi (i=0~3) or NONE	FALSE	Fixed phase shift.
MMCMi_FB (i=0~3)	TRUE	Fixed phase shift.
MMCMi_FB (i=0~3)	FALSE	Variable phase shift.

Table 6: Variable Phase Shift Parameters, their Values, and the Implications in v3.02a

C_PSDONE_GROUP	C_CLKOUTi_VARIABLE_PHASE	Phase Shift of CLKOUTi
MMCMi (i=0~3) or NONE	TRUE	Variable phase shift.
MMCMi (i=0~3) or NONE	FALSE	Fixed phase shift.
MMCMi_FB (i=0~3)	TRUE	Variable phase shift.
MMCMi_FB (i=0~3)	FALSE	Fixed phase shift.



#### Below is an example Virtex-6 FPGA design using the v3.01a core:

```
BEGIN clock generator
PARAMETER INSTANCE = clock generator 0
PARAMETER HW VER = 3.01.a
PARAMETER C EXT RESET HIGH = 1
PARAMETER C CLKIN FREQ = 200000000
PARAMETER C CLKOUTO FREQ = 400000000
PARAMETER C CLKOUTO BUF = TRUE
PARAMETER C CLKOUTO PHASE = 0
PARAMETER C CLKOUTO GROUP = MMCMO
PARAMETER C CLKOUTO VARIABLE PHASE = TRUE
PARAMETER C CLKOUT1 FREQ = 200000000
PARAMETER C CLKOUT1 BUF = TRUE
PARAMETER C CLKOUT1 PHASE = 0
PARAMETER C CLKOUT1 GROUP = MMCM0
PARAMETER C CLKOUT1 VARIABLE PHASE = TRUE
PARAMETER C CLKOUT2 FREQ = 400000000
PARAMETER C CLKOUT2 BUF = FALSE
PARAMETER C CLKOUT2 PHASE = 0
PARAMETER C CLKOUT2 GROUP = MMCM0
PARAMETER C CLKOUT3 FREQ = 100000000
PARAMETER C CLKOUT3 BUF = TRUE
PARAMETER C CLKOUT3 PHASE = 0
PARAMETER C CLKOUT3 GROUP = MMCM0
PARAMETER C CLKOUT3 VARIABLE PHASE = TRUE
PARAMETER C CLKOUT4 FREQ = 125000000
PARAMETER C CLKOUT4 BUF = TRUE
PARAMETER C CLKOUT4 PHASE = 0
PARAMETER C CLKOUT4 GROUP = MMCM1
PARAMETER C CLKOUT5 FREQ = 200000000
PARAMETER C CLKOUT5 BUF = TRUE
PARAMETER C CLKOUT5 PHASE = 0
PARAMETER C CLKOUT5 GROUP = MMCM1
```



```
PARAMETER C_PSDONE_GROUP = MMCMO_FB

PORT CLKOUT0 = C1k_400_0000MHzMMCM0

PORT CLKOUT1 = C1k_200_0000MHzMMCM0

PORT CLKOUT2 = C1k_400_0000MHzMMCM0_nobuf_varphase

PORT CLKOUT3 = c1k_100_0000MHzMMCM0

PORT CLKOUT4 = c1k_125_0000MHzMMCM1

PORT CLKOUT5 = c1k_200_0000MHzMMCM1

PORT PSCLK = C1k_200_0000MHzMMCM0

PORT PSCLK = C1k_200_0000MHzMMCM0

PORT PSDONE = MPMC_DCM_PSDONE

PORT PSEN = MPMC_DCM_PSEN

PORT PSINCDEC = MPMC_DCM_PSINCDEC

PORT CLKIN = dcm_c1k_s

PORT LOCKED = clock_generator_0_locked

PORT RST = sys_rst_s

END
```



To generate the same clocking circuitry using v3.02a core, the following changes must be performed:

- Remove parameter C\_CLKOUT0\_VARIABLE\_PHASE or set its value to FALSE. Do the same to parameter C\_CLKOUT1\_VARIABLE\_PHASE and C\_CLKOUT3\_VARIABLE\_PHASE.
- Add parameter C\_CLKOUT2\_VARIABLE\_PHASE and set its value to TRUE

Below is an example Virtex-6 FPGA design after the changes have been made:

```
BEGIN clock generator
 PARAMETER INSTANCE = clock generator 0
 PARAMETER HW VER = 3.02.a
 PARAMETER C EXT RESET HIGH = 1
 PARAMETER C CLKIN FREQ = 200000000
 PARAMETER C CLKOUTO FREQ = 400000000
 PARAMETER C CLKOUTO BUF = TRUE
 PARAMETER C CLKOUTO PHASE = 0
 PARAMETER C CLKOUTO GROUP = MMCMO
 PARAMETER C CLKOUT1 FREQ = 200000000
 PARAMETER C CLKOUT1 BUF = TRUE
 PARAMETER C CLKOUT1 PHASE = 0
 PARAMETER C CLKOUT1 GROUP = MMCM0
 PARAMETER C CLKOUT2 FREQ = 400000000
 PARAMETER C CLKOUT2 BUF = FALSE
 PARAMETER C CLKOUT2 PHASE = 0
 PARAMETER C CLKOUT2 GROUP = MMCM0
 PARAMETER C CLKOUT2 VARIABLE PHASE = TRUE
 PARAMETER C CLKOUT3 FREQ = 100000000
 PARAMETER C CLKOUT3 BUF = TRUE
 PARAMETER C CLKOUT3 PHASE = 0
 PARAMETER C CLKOUT3 GROUP = MMCM0
 PARAMETER C CLKOUT4 FREQ = 125000000
 PARAMETER C CLKOUT4 BUF = TRUE
 PARAMETER C CLKOUT4 PHASE = 0
 PARAMETER C CLKOUT4 GROUP = MMCM1
 PARAMETER C CLKOUT5 FREQ = 200000000
 PARAMETER C CLKOUT5 BUF = TRUE
 PARAMETER C CLKOUT5 PHASE = 0
```



```
PARAMETER C CLKOUT5 GROUP = MMCM1
PARAMETER C PSDONE GROUP = MMCMO FB
PORT CLKOUTO = Clk 400 0000MHzMMCM0
PORT CLKOUT1 = Clk 200 0000MHzMMCM0
PORT CLKOUT2 = Clk 400 0000MHzMMCM0 nobuf varphase
PORT CLKOUT3 = clk 100 0000MHzMMCM0
PORT CLKOUT4 = clk 125 0000MHzMMCM1
PORT CLKOUT5 = clk 200 0000MHzMMCM1
PORT PSCLK = Clk 200 0000MHzMMCM0
PORT PSDONE = MPMC DCM PSDONE
PORT PSEN = MPMC DCM PSEN
PORT PSINCDEC = MPMC DCM PSINCDEC
PORT CLKIN = dcm clk s
PORT LOCKED = clock generator 0 locked
PORT RST = sys rst s
END
```

## **Register Descriptions**

Not Applicable.

# **Interrupt Descriptions**

Not Applicable.

# **Design Implementation**

## **Target Technology**

The target technology is an FPGA listed in the Supported Device Family field of the LogiCORE IP Facts table.

#### **Device Utilization and Performance Benchmarks**

The device utilization depends on the number of output clocks used and the value of the parameters of each output clock. Up to four DCM modules, two PLL modules, and four MMCM modules may be instanced with BUFGs, clock inverters, and reset logics. See respective FPGA family user guide for details on DCM, PLL, MMCM, and BUFG primitive performance and available resources.

www.xilinx.com



In one Clock Generator v3.02a module:

- Virtex-6 family FPGAs will use up to four MMCMs (no DCM or PLL)
- Virtex-5 and Spartan-6 family FPGAs will use up to 2 PLLs and 4 DCMs (no MMCM)
- All other FPGA families will use up to 4 DCMs (no PLL or MMCMs)

### **Specification Exceptions**

Not Applicable.

#### **Reference Documents**

None.

## Support

Xilinx provides technical support for this LogiCORE product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices that are not defined in the documentation, if customized beyond that allowed in the product documentation, or if changes are made to any section of the design labeled *DO NOT MODIFY*.

### **Revision History**

Date	Version	Description of Revisions	
5/15/07	1.0	Initial Xilinx release.	
1/16/08	1.1	Released v2.00a; added PLL support.	
4/22/08	1.2	Released v2.01a; added Automotive SP3E, SP3A, SP3, and SP3A DSP support.	
7/25/08	1.3	Added QPro Virtex-4 Hi-Rel, QPro Virtex-4 Rad Tolerant, and SP-3AN support.	
3/31/09	1.4	Release v3.00a, changed C_CLK_GEN parameter, removed obsolete parameters.	
6/24/09	1.5	Released v3.01a; added MMCM support.	
12/2/09	1.6	Created v3.02a for EDK_L 11.4 release.	

#### **Notice of Disclaimer**

Xilinx is providing this product documentation, hereinafter "Information," to you "AS IS" with no warranty of any kind, express or implied. Xilinx makes no representation that the Information, or any particular implementation thereof, is free from any claims of infringement. You are responsible for obtaining any rights you may require for any implementation based on the Information. All specifications are subject to change without notice. XILINX EXPRESSLY DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE INFORMATION OR ANY IMPLEMENTATION BASED THEREON, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF INFRINGEMENT AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Except as stated herein, none of the Information may be copied, reproduced, distributed, republished, downloaded, displayed, posted, or transmitted in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx.