# Lab 1: Introduction to Cadence and MOS Device Characterization

ECEN 704-601 Alex Anderson

UIN: 728001757

## **Description**

In this lab, characterization of fundamental MOS devices was performed. The intrinsic properties and parameters were determined using simulation tools within Cadence. A fundamental PMOS and NMOS device was characterized for various different transistor lengths and widths. The use of these parameters will be vital in hand calculations for future designs.

## **Design**

For each MOS device, a variety of parameters were extracted from the I-V curves. First, from the  $I_D$  -  $V_{GS}$  curve,  $\mu C_{ox}$ ,  $V_t$ , and  $\theta$  were extracted from the curve. All of the mentioned parameters can be extracted from the curve of the transconductance,  $g_m$ , versus the gate-source voltage. The transconductance can be found using its fundamental relation to the drain current

$$g_{m} = \frac{\partial I_{D}}{\partial V_{GS}}$$

Extraction of the above parameters can be obtained using the relations summarized below in Figure 1.




Figure 1: ID vs. VGS Parameter Extraction

Next, from the  $I_D$  -  $V_{DS}$  curve, the channel modulation parameter  $\lambda$  can be extracted from the active region as

$$\lambda \simeq \frac{\partial I_D}{\partial V_{DS}} / I_D \bigg|_{V_{DS} = V_{DS, sat}}$$

In this case, we will take  $V_{DS,sat}=1V$ 

Finally, to extract the intrinsic gain  $A_i$  and the unity-gain frequency  $f_t$ , the AC output in a common-drain configuration with sufficient drain current bias is measured with respect to the AC input magnitude. The bias voltages are set as

$$V_{GS} = V_t + 50 \, mV + \frac{1}{4 \, \theta}$$
$$V_{DS} = 1 \, V$$

and the drain current is set accordingly as determined from the previously found I-V plots. The schematic used to characterize each device is included below for both NMOS (Figure 2) and PMOS (Figure 3).




Figure 2: NMOS Characterization Schematic




Figure 3: PMOS Characterization Schematic

### **Results**

The summary of parameters collected is summarized below in Table 1 for the NMOS device and Table 2 for the PMOS device.


**Table 1: NMOS Device Parameters** 


Parameter	$W/L = 0.5\mu / 0.18\mu$	$W/L = 5\mu / 0.18\mu$	$W/L = 5\mu / 0.27\mu$
$V_{\it tn}$	460.9 mV	460.6 mV	451.4 mV
$\mu_n C_{ox}$	168.4 $\mu A/V^2$	217.2 $\mu A/V^2$	214.33 $\mu A/V^2$
θ	0.919 1/V	1.293 1/V	0.998 1/V
λ	0.267 1/V	0.611 1/V	0.188 1/V
$A_i$	21.012 V/V	29.713 V/V	46.202 V/V
$f_t$	50.48 GHz	51.12 GHz	48.66 GHz


**Table 2: PMOS Device Parameters** 

Parameter	W/L = 0.5μ / 0.18μ	$W/L = 5\mu / 0.18\mu$	$W/L = 5\mu / 0.27\mu$
$V_{tp}$	-433.1 mV	-414.1 mV	-421.6 mV
$\mu_p C_{ox}$	47.37 $\mu A/V^2$	56.495 $\mu A/V^2$	47.528 $\mu A/V^2$
θ	0.747 1/V	0.775 1/V	0.653 1/V
λ	0.295 1/V	0.298 1/V	0.164 1/V
$A_i$	18.687 V/V	16.958 V/V	27.4154 V/V
f <sub>t</sub>	58.64 GHz	49.48 GHz	115.8 GHz


In addition, the simulation plot schematics for each of the above measurements is included below. For the NMOS device with W/L =  $0.5\mu$  /  $0.18\mu$ :










## Next, for the NMOS device with W/L = $5\mu$ / $0.18\mu$ :










# For the NMOS device with W/L = $5\mu$ / $0.27\mu$ :









## Next, for the PMOS device with W/L = 0.5 $\mu$ / 0.18 $\mu$ :










# For the PMOS device with W/L = $5\mu$ / $0.18\mu$ :









# And finally, for the PMOS device with W/L = $5\mu$ / $0.27\mu$ :







#### Discussion

For both the NMOS and PMOS devices of various lengths, the threshold voltage stayed relatively consistent, around 460mV for the NMOS devices and -425mV for the PMOS devices. This is expected as the threshold voltage is relatively independent of transistor size and dependent on transistor material properties such as the dielectric constant or doping density.

Similarly, the value of  $\mu C_{ox}$  stayed relatively consistent over transistor size variations, about 200  $\mu A/V^2$  for the NMOS devices and 50  $\mu A/V^2$  for the PMOS devices. This consistency is once again expected since both the permeability oxide capacitance are material parameters independent of transistor size. There was some variations that can be attributed to simulation errors or imperfect approximations for determining the value.

Theta, another material property, was approximately constant over transistor size variations as well, about 1 1/V for the NMOS devices and 0.7 1/V for the PMOS devices.

In contrast, the value of lambda varied with a change in the transistor length. With an increased length, the value of lambda decreased, which is expected given its inverse relation to L.

As expected, the intrinsic gain increased significantly as L was increased and remained relatively the same with increased W. The unity-gain frequency decreased as L increased for the NMOS device as expected, but due to some sort of simulation or calculation error, appears to be higher for the PMOS device. Despite this outlier, the frequency behaves as expected.

#### Conclusion

In this lab, the fundamental parameters of NMOS and PMOS devices at various transistor areas were extracted for the 180nm IBM process. The use of these parameters will be vital in future hand calculations of circuits and is necessary to understand the operation of devices in this design kit.