

Lab 5: Design & Simulation of 4-bit Adder

Alex Anderson

ECEN 714-603

First, the 4-bit adder layout was completed using the previous 1-bit adder design. The cell was verified using DRC and LVS:




Figure 1: Layout




Figure 2: Schematic




Figure 3: DRC





Figure 4: LVS

Next, the design was tested using extracted parasitics. The test bench is included below:

A=0000

B=1111

C=1




POWER SUM3 SUM2 SUM1 SUM0 C...	
Expression	1
Value	POWER
Value	-204.6E-6
Expression	SUM3
Value	-1.102E-9
Expression	SUM2
Value	-850.0E-12
Expression	SUM1
Value	-598.5E-12
Expression	SUM0
Value	-361.0E-12
Expression	CARRY
Value	-1.202E-9

A=1010

B=0101

C=0




POWER SUM3 SUM2 SUM1 SUM0 C...	
	1
Expression	POWER
Value	-207.1E-6
Expression	SUM3
Value	-1.157E-9
Expression	SUM2
Value	-907.5E-12
Expression	SUM1
Value	-658.2E-12
Expression	SUM0
Value	-416.7E-12
Expression	CARRY
Value	-1.176E-9

A=1010

B=0101

C=1




POWER SUM3 SUM2 SUM1 SUM0 C...	
	1
Expression	POWER
Value	-204.6E-6
Expression	SUM3
Value	-1.102E-9
Expression	SUM2
Value	-850.7E-12
Expression	SUM1
Value	-599.1E-12
Expression	SUM0
Value	-358.3E-12
Expression	CARRY
Value	-1.202E-9

A=1100

B=1000

C=0



POWER SUM3 SUM2 SUM1 SUM0 C...	
	1
Expression	POWER
Value	-209.9E-6
Expression	SUM3
Value	-850.1E-12
Expression	SUM2
Value	-636.5E-12
Expression	SUM1
Value	-602.6E-12
Expression	SUM0
Value	-392.8E-12
Expression	CARRY
Value	-463.3E-12