Lab 5: Design & Simulation of 4-bit Adder

Alex Anderson

ECEN 714-603

First, the 4-bit adder layout was completed using the previous 1-bit adder design. The cell was verified using DRC and LVS:



Figure 1: Layout




Figure 2: Schematic




Figure 3: DRC




Figure 4: LVS

Next, the design was tested using extracted parasitics. The test bench is included below:




Figure 5: Test Bench


The circuit was tested for 4 cases of inputs, and the delay of each output and power consumption was recorded. The results are included below and summarized in Table 1.


Table 1: 4-bit adder results

Input Case	Power	Sum Delay	Carry Delay
A=0000	204.6uW	S3=1.102nS	1.202ns
B=1111		S2=850ps	
C=1		S1=598.5ps	
		S0=361ps	
A=1010	207.1uW	S3=1.157ns	1.176ns
B=0101		S2=907.5ps	
C=0		S1=658.2ps	
		S0=416.7ps	
A=1010	204.6uW	S3=1.102ns	1.202ns
B=0101		S2=850.7ps	
C=1		S1=599.1ps	
		S0=358.3ps	
A=1100	209.9uW	S3=850.1ps	463.3ps
B=1000		S2=636.5ps	
C=0		S1=602.6ps	
		S0=392.8ps	


The waveforms for each case are also included below:

B=1111






B=0101




POWER SUM3 SUM2 SUM1 SUM0 C ×					
	1				
Expression	POWER				
Value	-207.1E-6				
Expression	SUM3				
Value	-1.157E-9				
Expression	SUM2				
Value	-907.5E-12				
Expression	SUM1				
Value	-658.2E-12				
Expression	SUM0				
Value	-416.7E-12				
Expression	CARRY				
Value	-1.176E-9				
		-			

B=0101



	1	
Expression	POWER	
/alue	-204.6E-6	
Expression	SUM3	
Value	-1.102E-9	
Expression	SUM2	
Value	-850.7E-12	
Expression	SUM1	
/alue	-599.1E-12	
Expression	SUM0	
Value	-358.3E-12	
Expression	CARRY	
/alue	-1.202E-9	

B=1000



POWER SUM3 SUM2 SUM1 SUM0 C ×					
	1				
Expression	POWER				
Value	-209.9E-6				
Expression	SUM3				
Value	-850.1E-12				
Expression	SUM2				
Value	-636.5E-12				
Expression	SUM1				
Value	-602.6E-12				
Expression	SUM0				
Value	-392.8E-12				
Expression	CARRY				
Value	-463.3E-12				