

ALI AQDAS

✉ aaqdas.ce@gmail.com | [in linkedin.com/in/ali-aqdas/](https://www.linkedin.com/in/ali-aqdas/) | github.com/aaqdas

RESEARCH INTERESTS

Domain-Specific Accelerators, Computer Architecture, Machine Learning, Data-Center Networks, Embedded Systems, Neuromorphic Computing

EDUCATION

Purdue University

Doctorate in Computer Science

Advisor: [Dr. Muhammad Shahbaz](#)

August 2024 - Present

National University of Sciences and Technology, Islamabad

B.E. in Electrical Engineering

Thesis: SoC Implementation of RISC-V Vector Processor

Advisor: [Dr. Muhammad Imran](#)

Co-advisor: [Dr. Rehan Ahmed](#)

Sept 2019 - Jun 2023

CGPA: **3.93/4**

RESEARCH EXPERIENCE

System-on-Chip(SoC) Design Lab

Research Assistant

Jan 2024 - July 2024

Islamabad, Pakistan

Advisors: [Dr. Muhammad Imran \(NUST\)](#)

Project Title: "Design for Testability (DFT)"

- Surveyed Design for Testability Techniques such as SSN, Deterministic Scan, and Multi-Cycle Tests

Integrated Circuits Design Lab

Junior Research Assistant

Jan 2023 - Jun 2023

Islamabad, Pakistan

Advisors: [Dr. Muhammad Imran \(NUST\)](#) and [Dr. Rehan Ahmed \(NUST\)](#)

Project Title: "SoC Implementation of RISC-V Vector Processor"

- Developed a chaining mechanism for parallel operation of functional units.
- Implemented parametric microarchitectural components enabling scalability.
- Worked on physical mapping of microarchitecture on TSMC 65 nm.

System-on-Chip(SoC) Design Lab

Hardware Design Intern

Jun 2022 - Dec 2022

Islamabad, Pakistan

Advisors: [Dr. Muhammad Imran \(NUST\)](#) and [Dr. Rehan Ahmed \(NUST\)](#)

Project Title: "SoC Implementation of RISC-V Vector Processor"

- Developed and integrated a vector extension with a scalar core.
- Developed a neural network and benchmark kernels using intrinsic instructions.

AI Lounge

Teaching Assistant

Jul 2021 - Jul 2024

Islamabad, Pakistan

Advisors: [Dr. Syed Ali Raza Zaidi \(Leeds\)](#) and [Dr. Hassan Aqeel \(Aston\)](#)

Project Title: "TinyML and its Applications" | [GitHub](#)

- Implemented a Fall Detection System to reduce fatality risk in elderly people through appropriate alerting system.
- Developed content for Workshop/MOOC

Signal Processing and Machine Learning Lab (SIGMA)

Summer Intern

Jul 2020 - Oct 2020

Islamabad, Pakistan

Advisors: [Dr. Hassan Aqeel \(Aston\)](#)

Project Title: "Keratin Pearl Localization in Whole Slide Images" | [GitHub](#)

- Designed a tool to localize anomalies in whole slide images to reduce doctors' effort in diagnosing tumors.
- Performed tiling of ultra high resolution images using OpenSlide
- Binary Mask generation for image segmentation using GeoJSON and SciKit Image

TEACHING EXPERIENCE

Purdue University

Graduate Teaching Assistant

Aug 2024 - Present

West Lafayette, IN

Course List

- CS-250 Computer Architecture

NUST Chip Design Center

Instructor

May 2024 - July 2024

Islamabad, Pakistan

- Designing and Conducting Hands-on Labs with [Dr. Muhammad Imran](#)

TECHNICAL STRENGTHS

Hardware Descriptive Languages

Programming Languages

Deep Learning Frameworks

Tools

SystemVerilog, Verilog HDL

C, C++, Python, MATLAB, Embedded-C,

RISC-V Assembly

Tensorflow 2, Tensorflow for Microcontrollers, PyTorch,

FAST.AI

Vivado, Quartus Prime, QuestaSim, Verilator, Linux, L^AT_EX

NOTABLE PROJECTS

XOR-Memory Generator | [GitHub](#)

XOR-Memory is a high-bandwidth memory designed by [LaForest, et al.](#) It uses BRAMs to make multi-ported memories in FPGAs. XOR-Memory Generator is a software tool that can be used to generate Verilog files for variable sized memory with different number of read and write ports. The word size is also adjustable. The design can also be verified through script generated testbench.

FPGA Implementation of Bresenham Circle Drawing Algorithm | [GitHub](#)

Bresenham Circle Drawing algorithm is a lightweight algorithm to draw circles on computer that only computes points for an octant of circle, and uses eight way symmetry to draw a full circle.

- Implemented Bresenham's Circle Drawing Algorithm in Verilog to draw circles with variable radii.
- Utilized University of Toronto's VGA Adapter to display the output on LCD using DE1-SoC.

<https://www.eecg.utoronto.ca/jayar/ece24107F/vga/>

Angle of Arrival Estimation in 4-6 GHz Range | [GitHub](#)

- Literature Survey for Angle of Arrival Estimation Algorithms
- MATLAB Simulations of Multiple Signal Classification (MUSIC) Algorithm in Uniform Circular Array (UCA)

Further Projects available on [LinkedIn](#) and [GitHub](#)