


**Department of
Systems and Computer Engineering**

SYSC-3320: Laboratory 3

**An 8-Bit ALU Design and
Implementation using VHDL and Zynq-
7000 SoC boards family**

Completed by: Aaranan Sathiendran (101196339)

8-bit ALU design (modified to 4 bits in order to work with LEDs):



```
1  -- SYS3320 Lab 3
2  -- Aaranan Sathindran
3  -- 101196339
4
5
6
7  library IEEE;
8  use IEEE.STD_LOGIC_1164.ALL;
9  use IEEE.NUMERIC_STD.ALL;
10 use IEEE.STD_LOGIC_SIGNED.ALL;
11
12 entity ALU is
13     port (
14         op : in std_logic_vector(1 downto 0);
15         -- a, b : in std_logic_vector(7 downto 0);
16         result : out std_logic_vector(3 downto 0)
17     );
18 end ALU;
19
20 architecture Behavioral of ALU is
21     signal a: std_logic_vector(3 downto 0) := "1100";
22     signal b: std_logic_vector(3 downto 0) := "1001";
23     signal res: std_logic_vector(3 downto 0);
24 begin
25     process(op, a, b)
26     begin
27         case op is
28             when "00" => -- Addition
29                 res <= a+b;
30             -- Subtraction
31             when "01" =>
32                 res <= a - b;
33             -- Logical AND
34             when "10" =>
```

```
14     op : in std_logic_vector(1 downto 0);
15     -- a, b : in std_logic_vector(7 downto 0);
16     result : out std_logic_vector(3 downto 0)
17 );
18 end ALU;
19
20 architecture Behavioral of ALU is
21     signal a: std_logic_vector(3 downto 0) := "1100";
22     signal b: std_logic_vector(3 downto 0) := "1001";
23     signal res: std_logic_vector(3 downto 0);
24 begin
25     process(op, a, b)
26     begin
27         case op is
28             when "00" => -- Addition
29                 res <= a+b;
30             -- Subtraction
31             when "01" =>
32                 res <= a - b;
33             -- Logical AND
34             when "10" =>
35                 res <= a AND b;
36             -- Logical OR
37             when "11" =>
38                 res <= a OR b;
39             when others =>
40                 res <= "0000";
41         end case;
42         result <= res;
43     end process;
44 end Behavioral;
```

Figure 1: VHDL Code for 8-bit ALU

The figure consists of two screenshots of a VHDL code editor, likely Xilinx ISE, showing the implementation and testbench for an 8-bit ALU.

The top screenshot displays the `ALU_tb.vhd` file, which defines the ALU entity and its testbench. The code includes the following sections:

- Comments:** Lines 2-4 provide project information: `-- SYS3320 Lab 3`, `-- Aaranan Sathindran`, and `-- 101196339`.
- Library and Use Clauses:** Lines 7-10 declare the IEEE standard logic libraries: `library IEEE;`, `use IEEE.STD_LOGIC_1164.ALL;`, `use IEEE.NUMERIC_STD.ALL;`, and `use IEEE.STD_LOGIC_signed.all;`.
- Entity Declaration:** Line 12 defines the entity `alu_tb` as `entity alu_tb is`.
- Component Declaration:** Line 15 defines the component `alu` as `component alu is`.
- Port Declaration:** Lines 17-21 define the ports of the component: `op : in std_logic_vector(1 downto 0);`, `a, b : in std_logic_vector(3 downto 0);`, and `result : out std_logic_vector(3 downto 0)`.
- Signal Declaration:** Lines 24-26 declare the signals: `signal op : std_logic_vector(1 downto 0);`, `signal a, b, result : std_logic_vector(3 downto 0);`.
- Testbench Process:** Lines 27-34 define the testbench process: `begin`, `dut : alu port map (`, `op => op,`, `a => a,`, `b => b,`, `result => result`, and `);`.

The bottom screenshot displays the `ALU_tb.vhd` file, which defines the testbench process. The code includes the following sections:

- Test Addition Operation:** Lines 36-42 show the test for addition: `op <= "00";`, `a <= "1100";`, `b <= "1001";`, `-- output should be 00010101`, and `wait for 10 ns;`.
- Test Subtraction Operation:** Lines 43-49 show the test for subtraction: `op <= "01";`, `a <= "1100";`, `b <= "1001";`, `-- output should be 00000011`, and `wait for 10 ns;`.
- Test Logical AND Operation:** Lines 50-56 show the test for logical AND: `op <= "10";`, `a <= "1100";`, `b <= "1001";`, `-- output should be 00001000`, and `wait for 10 ns;`.
- Test Logical OR Operation:** Lines 57-63 show the test for logical OR: `op <= "11";`, `a <= "1100";`, `b <= "1001";`, `-- output should be 00001101`, and `wait for 10 ns;`.
- End Process:** Line 64 ends the testbench process: `end process;`.
- End Behavioral:** Line 66 ends the behavioral section: `end Behavioral;`.

Figure 2: VHDL Code for 8-bit ALU testbench



Figure 3: Resulting Simulation Waveform for 8-bit ALU

Figure 3 shows that the implemented 8-bit ALU follows the expected behaviour. Using fixed inputs $a = "00001100"$ (12 in decimal) and $b = "00001001"$ (9 in decimal), when the opcode is set to "00" from 10 – 20 ns to select the addition operation, the output is 00010101 (21). When the opcode is set to "01" from 20 – 30 ns to select the subtraction operation, the output is "00000011" (3). When the opcode is set to "10" from 30 – 40 ns to select the AND operation, the output is "00001000". Lastly, when the opcode is set to "11" from 40 – 50 ns to select the OR operation, the output is "00001101".




Figure 4: Successful Synthesis of 8-bit ALU




Figure 5: Successful Implementation of 8-bit ALU




Figure 6: Physical Implementation of 8-bit ALU on Zybo Board




Figure 7: Successful Bitstream Generation for 8-bit ALU




Figure 8: Physical implementation of ALU on Zybo board showing successful addition




Figure 9: Physical implementation of ALU on Zybo board showing successful subtraction




Figure 10: Physical implementation of ALU on Zybo board showing successful AND operation





Figure 11: Physical implementation of ALU on Zybo board showing successful OR operation

Figures 8 – 11 show that the implemented ALU follows the expected behaviour as per the simulation in Figure 3. Using fixed inputs $a = "00001100"$ (12 in decimal) and $b = "00001001"$ (9 in decimal), when the addition operation is selected by turning switch 0 and 1 off ("00") as in Figure 8, LEDs 0 and 2 are on (representing "0101"). In Figure 9, when the subtraction operation is selected by turning switch 0 on ("01"), LEDs 0 and 1 are on, representing "0011". In Figure 10, when the AND operation is selected by turning switch 1 on and switch 0 off ("10"), LED 3 is on, representing "1000". Lastly, in Figure 11, when


the OR operation is selected by turning switch 1 and 0 on ("11"), LEDs 3, 2, and 0 are on, representing "1101".

8-bit ALU design with additional XOR and XNOR operations implemented:



```
17 );
18 end ALU;
19
20 architecture Behavioral of ALU is
21   signal a: std_logic_vector(3 downto 0) := "1100";
22   signal b: std_logic_vector(3 downto 0) := "1001";
23   signal res: std_logic_vector(3 downto 0);
24 begin
25   process(op, a, b)
26   begin
27     case op is
28       when "000" => -- Addition
29         res <= a+b;
30       -- Subtraction
31       when "001" =>
32         res <= a - b;
33       -- Logical AND
34       when "010" =>
35         res <= a AND b;
36       -- Logical OR
37       when "011" =>
38         res <= a OR b;
39       when "100" =>
40         res <= a XOR b;
41       when "101" =>
42         res <= a XNOR b;
43       when others =>
44         res <= "0000";
45     end case;
46     result <= res;
47   end process;
48 end Behavioral;
49
50
```

Figure 12: VHDL Code for 8-bit ALU with XOR and XNOR operations implemented



```
17 );
18 end ALU;
19
20 architecture Behavioral of ALU is
21   signal a: std_logic_vector(3 downto 0) := "1100";
22   signal b: std_logic_vector(3 downto 0) := "1001";
23   signal res: std_logic_vector(3 downto 0);
24 begin
25   process(op, a, b)
26   begin
27     case op is
28       when "000" => -- Addition
29         res <= a+b;
30       -- Subtraction
31       when "001" =>
32         res <= a - b;
33       -- Logical AND
34       when "010" =>
35         res <= a AND b;
36       -- Logical OR
37       when "011" =>
38         res <= a OR b;
39       when "100" =>
40         res <= a XOR b;
41       when "101" =>
42         res <= a XNOR b;
43       when others =>
44         res <= "0000";
45     end case;
46     result <= res;
47   end process;
48 end Behavioral;
49
50
```

Synthesis Completed

Synthesis successfully completed.

Next

☒ Run Implementation

☐ Open Synthesized Design

☐ View Reports

☐ Don't show this dialog again

OK Cancel

Figure 13: Successful Synthesis of 8-bit ALU with XOR and XNOR operations implemented




Figure 14: Successful Implementation of 8-bit ALU with XOR and XNOR operations implemented




Figure 15: Successful bitstream generation for 8-bit ALU with XOR and XNOR operations implemented




Figure 16: Physical implementation of ALU on Zybo board showing successful XOR operation




Figure 17: Physical implementation of ALU on Zybo board showing successful XNOR operation

Figures 16 and 17 show that the additional operations for the ALU are implemented correctly on the Zybo board. Using fixed inputs $a = "00001100"$ (12 in decimal) and $b = "00001001"$ (9 in decimal), when the XOR operation is selected by turning switch 2 on and switches 1 and 0 off ("100") as in Figure 16, LEDs 1 and 0 are on, representing "0101". In figure 17, when the XNOR operation is selected by turning on switch 0 and 2 and turning off switch 1 ("101"), LEDs 3 and 1 are on, representing "1010" (the opposite of Figure 16, as expected).