Department of Systems and Computer Engineering

SYSC-3320: Laboratory 1 Decoder and Counter Design and Implementation using FPGA and VHDL on the Zynq-7000 SoC

Completed by: Aaranan Sathiendran (101196339)

Simple 2-to-4 Decoder Component:

Figure 1: VHDL code for 2-to-4 decoder

```
| No.PDC.3320.Label_abs_Decoder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4coder_2_to_4code
```

```
? □ Ľ ×
      The Project Summary X The Decoder X To Decoder Z to 4.vhd X Testbench.vhd X Te
      M:/SYSC3320/Labs/Lab2/Decoder_2_to_4/Decoder_2_to_4.srcs/sim_1/new/testbench.vhd
    63
64
64
65
66
67
68
69
                                                    Inw0 <= '0';
Inw1 <= '0';
   * = X
                                                                                       wait for 2 ns;
                                                                                       Inw0 <= '0';
Inw1 <= '1';
                     wait for 2 ns;
      //
    #
#
                                                                                       Inw0 <= '1';
Inw1 <= '0';
wait for 2 ns;
       V
      Ø?
                                                                                       Inw0 <= '1';
Inw1 <= '1';
                                                                                         wait for 2 ns;
                                                                                       Inw0 <= '0';
Inw1 <= '0';
                                                                                         InEn <= '0';
                                                                                       Inw0 <= '0';
Inw1 <= '0';
                                                                                         wait for 2 ns:
                                                                                         Inw0 <= '1';
Inw1 <= '0';
                                                                                            wait for 2 ns;
                                                                                       Inw0 <= '1';
Inw1 <= '1';
wait for 2 ns;
                                                                                          Inw0 <= '0';
Inw1 <= '0';
```

Figure 2: VHDL code for 2-to-4 decoder testbench

Figure 3: VHDL code for creating top level for 2-to-4 decoder




Figure 4: Simulation timing diagram for 2-to-4 decoder

Figure 4 shows that the implemented circuit for the decoder works as expected per the truth table. When the enable bit is 1 and the input is "00" (0-2 ns), y0 = 1, when the input is changed to "01" (2-4 ns), y1 = 1, when the input is changed to "10" (4-6 ns), y2 = 1, and when the input is changed to "11" (6-8 ns), y3 = 1. Once the enable bit is changed to (10-20 ns), there is no longer an output for y.




Figure 5: RTL analysis schematic for 2-to-4 decoder




Figure 6: Synthesis schematic for top level of 2-to-4 decoder




Figure 7: Physical implementation of 2-to-4 decoder on FPGA board

Figure 7 shows that there are 4 lookup tables and 7 I/O blocks in the design. Each LUT is responsible for each y output (y0-y3):

W0	W1	Y0	W0	W1	Y1	W0	W1	Y2	W0	W1	Y3
0	0	1	0	0	0	0	0	0	0	0	0
0	1	0	0	1	1	0	1	0	0	1	0
1	0	0	1	0	0	1	0	1	1	0	0
1	1	0	1	1	0	1	1	0	1	1	1




Figure 8: Hardware showing LED output of each input combination for 2-to-4 decoder implemented on FPGA

Like Figure 4, Figure 8 shows that the circuit behaves as expected per the truth table. When the enable switch is on and the input is "00" LED 0 is on, when the input is changed to "01" LED 1 is on, when the input is changed to "10" LED 2 is on, and when the input is changed to "11" LED 3 is on. Once the enable switch is off, none of the LEDs will turn on.

4-bit up-counter:

```
Counter_design1.vhd x @ Counter_design2.vhd x @ testbench.vhd x M Schematic x M Schematic x M Schematic (2) x M Depoing.xdc x @ Top_counter.vhd x M Schematic (3) x M Schematic (3) x M Schematic (3) x M Schematic (4) x M Schematic (4) x M Schematic (4) x M Schematic (5) x M Schematic (6) x M Schematic (7) x M Schematic (7) x M Schematic (8) x M Schemati
  M:/SYSC3320/Labs/Lab2/Counter/Counter.srcs/sources_1/new/Counter_design1.vhd
                               -- 101196339
-- SYSC3320 Lab 2: 4 bit up counter design using adder/subtractor
  22
Port ( clock : in STD_LOGIC;
reset : in STD_LOGIC;
count : out STD_LOGIC_VECTOR (3 downto 0));
  30
 31 cand Counter_design1;
32 33 architecture Behavioral of Counter_design1 is
 34
35
36
signal cnt : std_logic_vector (3 downto 0);
           37
38
39
                              begin
                                               process(clock, reset)
                                              process.
begin
  if reset = '1' then
    cnt <= "0000";
    '' " " aing edge</pre>
              42
                                                                     elsif rising_edge(clock) then
cnt <= cnt + 'l';</pre>
                                                              end if;
                                               count <= cnt:
            49
50 end Behavioral;
              51
```

Figure 9: VHDL code for counter design 1 (using adder/subtractor)

```
M:/SYSC3320/Labs/Lab2/Counter/Counter.srcs/sources_1/new/Counter_design2.vhd
22 -----
23 library IEEE;
23 library IEEE;
24 use IEEE.STD_LOGIC_l164.ALL;
25 25 26 entity Counter_design2 is
27 Port (clock: in STD_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_LOGIC_L
                                       Port ( clock : in STD_LOGIC;
reset : in STD_LOGIC;
count : out STD_LOGIC_VECTOR (3 downto 0));
  28
  X 29
 30 cend Counter_design2;
31 32 carchitecture Behavioral of Counter_design2 is
 33 34 signal cnt : std_logic_vector (3 downto 0);
 36 begin 37
              38
                                                     process(clock, reset)
                                                 process(clock, reset)
begin
    if reset = '1' then
        cnt <= "00000";
elsif rising_edge(clock) then
    cnt(3) <= cnt(3) xor (cnt(2) and cnt(1) and cnt(0));
    cnt(2) <= cnt(2) xor (cnt(1) and cnt(0));
    cnt(1) <= cnt(1) xor cnt(0);
    cnt(0) <= not cnt(0);
end (f');</pre>
              42
43
44
45
46
                                                                      end if:
                                                    count <= cnt:
               52 end Behavioral;
```

Figure 10: VHDL code for counter design 2 (using flip flops)

```
@ Counter_design1.Vhd x @ Counter_design2.Vhd x @ testbench.vhd x ⋈ Schematic x ⋈ Schematic (2) x ⋈ 200_board_JO_mapping.xhd x @ Top_counter.vhd x ⋈ Schematic (3) x ⋈ Schema
  M:/SYSC3320/Labs/Lab2/Counter/Counter.srcs/sim_1/new/testbench.vhd
 21 -- SYSC3320 Lab 2: testbench for 4 bit up counter design 22 c
  23 library IEEE;
 use IEEE.STD_LOGIC_1164.ALL;

26
entity testbench is
 26 entity testben
27 -- Port ();
28 end testbench;
 | 29 | 30 | architecture Behavioral of testbench is | signal Inclock: std_logic :='0';
                                signal Inclock: std_logic :='0';
signal Inreset: std_logic :='0';
signal Outcount1: std_logic_vector (3 downto 0);
 32
33
33
34
                                      signal Outcount2: std_logic_vector (3 downto 0);
 35 component Counter_designl is Port (clock: in STD_LOC
                                      Port (clock: in STD_LOGIC;
reset: in STD_LOGIC;
count: out STD_LOGIC_VECTOR (3 downto 0));
             40 end component;
            41 42 component Counter_design2 is
                                      Port ( clock : in STD_LOGIC;
    reset : in STD_LOGIC;
    count : out STD_LOGIC_VECTOR (3 downto 0));
             43
             46 end component;
            47
48 begin
            49
50
51
                                      C1: Counter_design1 port map(clock => Inclock, reset => Inreset, count => Outcount1);
C2: Counter_design2 port map(clock => Inclock, reset => Inreset, count => Outcount2);
```

```
® Counter_design1.vhd x | ® Counter_design2.vhd x | ® Counter_design2.vhd x | ® testbench.vhd x | № Schematic x | № Schematic (2) x | ® 12/10 board JO_mapping.xdc x | ® 170_counter.vhd x | № Schematic (3) 
 M:/SYSC3320/Labs/Lab2/Counter/Counter.srcs/sim_1/new/testbench.vhd
40 end component;
42 component Counter_design2 is
42 Component Count
44 Port (clock
45 count
46 count
47 end component;
48 pogin
                                               Port ( clock : in STD_LOGIC;
reset : in STD_LOGIC;
count : out STD_LOGIC_VECTOR (3 downto 0));
               48 begin
 # 48 49 50 51 52 53
                                              C1: Counter_design1 port map(clock => Inclock, reset => Inreset, count => Outcount1);
C2: Counter_design2 port map(clock => Inclock, reset => Inreset, count => Outcount2);
                                               process begin
   Inreset <= '1';
   Inclock <= '0';</pre>
  54
                                                              wait for 2 ns;
Inclock <= '1';
            57
58
59
                                                                wait for 2ns:
                                                             Inreset <= '0';
Inclock <= '0';
            60
61
62
                                                           wait for 2 ns;
                                                         for 1 in 0 to 15 loop
             63
64
65
                                                                               Inclock <= '1';
wait for 2ns;</pre>
                                                                                  Inclock <= '0';
                                                                                  wait for 2 ns;
                                               end process;
             69
70
71
                               end Behavioral;
```

Figure 11: VHDL code for counter testbench

```
Counter_design1.whd x | @ Counter_design2.whd x | @ Schematic x | % Schematic (2) x | @ 2 pho_board_JO_mapping.wdx x | % Top_counter.whd * x | % Schematic (3) x | % S
```

Figure 12: VHDL code for top level of counter




Figure 13: Simulation timing diagram for counter

As shown in Figure 13, both designs for the counter implement the correct design. Every time the clock signal is on the rising edge, the count increments until it reaches 15 and resets.




Figure 14: RTL analysis schematic for counter design 1 (using adder/subtractor)




Figure 15: RTL analysis schematic for counter design 2 (using flip flops)




Figure 16: Synthesized design schematic for counter design 1 (using adder/subtractor)




Figure 17: Synthesized design schematic for counter design 2 (using flip flops)




Figure 18: Example of synthesized design schematic for top level of counter design (design 1)




Figure 19: Hardware showing LED output for binary inputs 1 to 4 for physical implementation of counter on FPGA board

Figure 19 shows that the circuit implementation on the board correctly displays the correct binary value when incrementing the counter from 1-4. When the counter is incremented using the button, the LEDs display "0001", "0010", "0011" and "0100".