Department of
Systems and Computer Engineering

# SYSC-3320: Laboratory 3

# An 8-Bit ALU Design and Implementation using VHDL and Zynq-7000 SoC boards family

Completed by: Aaranan Sathiendran (101196339)

## 8-bit ALU design (modified to 4 bits in order to work with LEDs):



```
Project Summary | Device | ALU.vhd | ALU_tb.vhd | const.xdc
M:/SYSC3320/Labs/Lab3/ALU.srcs/sources_1/new/ALU.vhd
1  ----------------------------------------------------------------------------------
2  -- SYSC3320 Lab 3
3  -- Aaranan Sathiendran
4  -- 101196339
5  ----------------------------------------------------------------------------------
6
7  library IEEE;
8  use IEEE.STD_LOGIC_1164.ALL;
9  use IEEE.NUMERIC_STD.ALL;
10 use IEEE.STD_LOGIC_signed.all;
11
12 entity ALU is
13     port (
14         op : in std_logic_vector(1 downto 0);
15         -- a, b : in std_logic_vector(7 downto 0);
16         result : out std_logic_vector(3 downto 0)
17     );
18 end ALU;
19
20 architecture Behavioral of ALU is
21 signal a: std_logic_vector(3 downto 0):= "1100" ;
22 signal b: std_logic_vector(3 downto 0):= "1001" ;
23 signal res: std_logic_vector(3 downto 0) ;
24 begin
25     process(op, a, b)
26     begin
27         case op is
28             when "00" =>  -- Addition
29                 res <= a+b;
30             -- Subtraction
31             when "01" =>
32                 res <= a - b;
33             -- Logical AND
34            when "10" =>
```

```
Project Summary | Device | ALU.vhd | ALU_tb.vhd | const.xdc
M:/SYSC3320/Labs/Lab3/ALU.srcs/sources_1/new/ALU.vhd
14         op : in std_logic_vector(1 downto 0);
15         -- a, b : in std_logic_vector(7 downto 0);
16         result : out std_logic_vector(3 downto 0)
17     );
18 end ALU;
19
20 architecture Behavioral of ALU is
21 signal a: std_logic_vector(3 downto 0):= "1100" ;
22 signal b: std_logic_vector(3 downto 0):= "1001" ;
23 signal res: std_logic_vector(3 downto 0) ;
24 begin
25     process(op, a, b)
26     begin
27         case op is
28             when "00" =>  -- Addition
29                 res <= a+b;
30             -- Subtraction
31             when "01" =>
32                 res <= a - b;
33             -- Logical AND
34            when "10" =>
35                 res <= a AND b;
36              -- Logical OR
37            when "11" =>
38                 res <= a OR b;
39            when others =>
40                 res <= "0000";
41         end case;
42
43       result <=res;
44     end process;
45 end Behavioral;
46
```

**Figure 1: VHDL Code for 8-bit ALU**





**Figure 2: VHDL Code for 8-bit ALU testbench**




**Figure 3: Resulting Simulation Waveform for 8-bit ALU**

Figure 3 shows that the implemented 8-bit ALU follows the expected behaviour. Using fixed inputs a = “00001100” (12 in decimal) and b = “00001001” (9 in decimal), when the opcode is set to “00” from 10 – 20 ns to select the addition operation, the output is 00010101 (21). When the opcode is set to “01” from 20 – 30 ns to select the subtraction operation, the output is “00000011” (3). When the opcode is set to “10” from 30 – 40 ns to select the AND operation, the output is “00001000”. Lastly, when the opcode is set to “11” from 40 – 50 ns to select the OR operation, the output is “00001101”.




**Figure 4: Successful Synthesis of 8-bit ALU**




**Figure 5: Successful Implementation of 8-bit ALU**




**Figure 6: Physical Implementation of 8-bit ALU on Zybo Board**




**Figure 7: Successful Bitstream Generation for 8-bit ALU**




**Figure 8: Physical implementation of ALU on Zybo board showing successful addition**




**Figure 9: Physical implementation of ALU on Zybo board showing successful subtraction**




**Figure 10: Physical implementation of ALU on Zybo board showing successful AND operation**




**Figure 11: Physical implementation of ALU on Zybo board showing successful OR operation**

Figures 8 – 11 show that the implemented ALU follows the expected behaviour as per the simulation in Figure 3. Using fixed inputs a = “00001100” (12 in decimal) and b = “00001001” (9 in decimal), when the addition operation is selected by turning switch 0 and 1 off (“00”) as in Figure 8, LEDs 0 and 2 are on (representing “0101”. In Figure 9, when the subtraction operation is selected by turning switch 0 on (“01”), LEDs 0 and 1 are on, representing “0011”. In Figure 10, when the AND operation is selected by turning switch 1 on and switch 0 off (“10”), LED 3 is on, representing “1000”. Lastly, in Figure 11, when

the OR operation is selected by turning switch 1 and 0 on (“11”), LEDs 3, 2, and 0 are on, representing “1101”.

## 8-bit ALU design with additional XOR and XNOR operations implemented:


**Figure 12: VHDL Code for 8-bit ALU with XOR and XNOR operations implemented**




**Figure 13: Successful Synthesis of 8-bit ALU with XOR and XNOR operations implemented**




**Figure 14: Successful Implementation of 8-bit ALU with XOR and XNOR operations implemented**




**Figure 15: Successful bitstream generation for 8-bit ALU with XOR and XNOR operations implemented**




**Figure 16: Physical implementation of ALU on Zybo board showing successful XOR operation**




**Figure 17: Physical implementation of ALU on Zybo board showing successful XNOR operation**

Figures 16 and 17 show that the additional operations for the ALU are implemented correctly on the Zybo board. Using fixed inputs a = “00001100” (12 in decimal) and b = “00001001” (9 in decimal), when the XOR operation is selected by turning switch 2 on and switches 1 and 0 off (“100”) as in Figure 16, LEDs 1 and 0 are on, representing “0101”. In figure 17, when the XNOR operation is selected by turning on switch 0 and 2 and turning off switch 1 (“101”), LEDs 3 and 1 are on, representing “1010” (the opposite of Figure 16, as expected).