

# Abstract

The purpose of this project was to simulate a simple cache controller and attain practical experience in the design and implementation of custom logic controllers and interfacing to SRAM memory units and other logic devices. The functionality and interactions between the cache controller, SRAM and SDRAM controller was designed and then studied. Another goal of the project was to learn VHDL-coding technique within the Xilinx ISE CAD environment of the system and a hardware evaluation platform based on the Xilinx Spartan-3E FPGA. The cache controller, SRAM memory and SDRAM controller were all implemented using VHDL while the CPU generation VHDL file was provided.

## Introduction

The CPU block was pre-built and provided a series of hard-coded outputs. These outputs included, Address[16](made up of Tag[8], Index[3] and Offset[5]), Data[8], and Write/Read[1]. These outputs are summarized below in Table 1.

Table 1: CPU Output Values in Hexadecimal

Address			Data	Write/Read
Tag	Index	Offset		
11	0	00	AA	Write
11	0	02	BB	Write
11	0	00	xx	Read
11	0	02	xx	Read
33	2	06	xx	Read
44	2	04	xx	Read
55	0	04	CC	Write
66	0	06	xx	Read

The purpose of these outputs are to simulate Write and Read commands being sent to the cache controller. The CPU block also output a CS[1] bit which was to indicate to the cache controller that it has completed loading its new output values (from table 1) and they are ready to be processed.

A Bram block was used to act as the SRAM Component.

An SDRAM block was created which simulated the Synchronous Dynamic RAM by storing bits in an array of 6 Blocks of 32 Addresses of 8 bits. This array was initialized with values 0x14, 0x8F, 0x67 sequentially throughout.

The cache controller was to be designed as a Finite State Machine which would be able to receive the signal from the CPU, then determine if the requested memory address's block is already in SRAM (hit) or if it is not and needs to be retrieved from SDRAM. If the block to be replaced in SRAM is 'dirty', that is to say it has had a write operation performed on it, it must first be written back to SDRAM. This cache controller was then evaluated on its performance timings for each type of memory access.

# System Specifications

## CPU block (Functional Specifications):

1. Simulates Write and Read commands being sent to the cache controller
2. CPU block also output a CS[1] bit which was to indicate to the cache controller that it has completed loading its new output values (from table 1) and they are ready to be processed.
3. Once CS is de-asserted, the CPU block must be ready to repeat the process.

## CPU block (Technical Specifications):

1. The CPU is synchronized to the rest of the system via a clock frequency
2. Periodically issues read or write transaction requests
3. When the CPU issues a transaction, it first sets the appropriate address on the address bus and sets the read/write indicator to the correct value
  - a) Read : the WR/RD signal is low (0)
  - b) Write: the WR/RD signal is high (1), appropriate data is set on the DOUT
4. When all transaction signals are stable, the strobe CS is asserted, and stays asserted for 4 clock cycles

## Cache Controller block (Functional Specifications):

1. Receive Write and Read requests from the CPU
2. Determine whether the requested data is currently in SRAM (hit)
3. If necessary, move data from SDRAM to SRAM and vice-versa to maintain data integrity
4. Manage and control block Tag[8], Valid[1] and Dirty[1] bits corresponding to SRAM data
5. Perform read and write operations to SRAM based on CPU requests.

### Cache Controller block (Technical Specifications):

1. When CS is asserted by the CPU the Address, Data and WR/RD signals are received by the cache controller from the CPU based on Table 1.
2. The given Address Block's tag and index values are looked for in SRAM.
3. If the block does not exist in SRAM, the dirty bit of the block currently at that index position in SRAM is checked.
4. If the dirty bit is 1, that block is written back to SDRAM; over a period of 64 clock cycles by toggling memstrb every clock cycle and pushing SRAM's Dout to SDRAM's Din. During this process SDRAM's WR/RD (write/read) signal is asserted and an offset value is incremented every 2 clock cycles such that 32 incrementations occur, and 32 sequential address values are passed to both the SDRAM and SRAM.
5. If the dirty bit is 0, or if step 4 has been performed the block is written to SRAM by toggling memstrb every clock cycle for 64 clock cycles and pushing SDRAM's Dout to SRAM's Din. During this process SRAM's Wea (write enable) signal is asserted and an offset value is incremented every 2 clock cycles such that 32 incrementations occur, and 32 sequential address values are passed to both the SDRAM and SRAM.
6. In the case of a write operation, the Wea (write enable) signal of the SRAM is asserted, and Dout, index and offset signals from the CPU are passed to the SRAM Din and Address respectively. The corresponding tag value is updated to match the first 8 bits of the CPU address and the corresponding Valid and Dirty bits are set to '1'
7. In the case of a read operation, the Wea (write enable) signal of the SRAM is set to 0, and Dout, index and offset signals from the CPU are passed to the SRAM Din and Address respectively. The corresponding tag value is updated to match the first 8 bits of the CPU address and the corresponding Valid bit is set to '1'
8. The ready signal is then asserted and sent to the CPU
9. The Cache Controller then remains in a ready state waiting for the CS strobe to be re-asserted by the CPU

**Cache SRAM block (Functional Specifications):**

1. Acts as local memory for the cache controller

**Cache SRAM block (Technical Specifications):**

1. All operations issued to the cache controller are synchronized on the rising edge of the clock
2. Write Operation:
  - a) Correct address is set on the Address bus by the Cache Controller
  - b) WEN signal is asserted (1)
  - c) On subsequent rising edge, data is written
3. Read Operation:
  - a) Correct address is set on the Address bus by the Cache Controller
  - b) addressed data will propagate to the output DOUT after the next rising edge of the clock

**SDRAM Controller block (Functional Specifications):**


1. Responds to block read and write requests from the Cache Controller
2. Data can be written from the cache to the SDRAM through the Din bus when the WR/RD signal is asserted
3. Data can be read from the SDRAM to the cache through the Dout bus when the WR/RD signal is de-asserted

**SDRAM Controller block (Technical Specifications):**


1. Synchronized to Cache and the rest of the system via a clock frequency
2. Write Operation:
  - a) Correct base address is set on the ADD port by the Cache Controller
  - b) WR/RD signal is asserted (1)
  - c) once all other signals are stable (one clock cycle later), the strobe MEMSTRB is asserted for one clock cycle
  - d) Process repeated 32 times for 1 full block
3. Read Operation:
  - a) Correct base address is set on the ADD port by the Cache Controller
  - b) WR/RD signal is de-asserted (0)
  - c) once all other signals are stable (one clock cycle later), the strobe MEMSTRB is asserted for one clock cycle
  - d) Process repeated 32 times for 1 full block

# Device Descriptions


## Symbols




(a) CPU Generator Symbol



(b) Cache Controller Symbol



(c) Cache Static RAM Symbol



(d) Synchronous Dynamic RAM Symbol

Figure 1: Symbol Diagrams for Cache Controller Project

## Block Diagrams




Figure 2: CPU Block Diagram




Figure 3: SDRAM Block Diagram




Figure 4: Cache Controller Block Diagram

## State Diagrams




Figure 5: CPU State Diagram




Figure 6: SDRAM State Diagram




Figure 7: Complete Cache Controller State Diagram

Table 2: Complete Cache State Operation Table

State	Operation
0	Evaluation of CPU ADDR
1	Write block to SDRAM
2	Read block from SDRAM
3	Write/Read To/From SRAM From/To CPU
4	Ready and waiting






Figure 8: Case 1 and 2




Figure 9: Case 3




Figure 10: Case 4

Table 3: Complete Cache Behavior Table

Case	Behavior	State Progression
1	Write a word to cache [hit]	0 - 3 - 4 - 0
2	Read a word from cache [hit]	0 - 3 - 4 - 0
3	Read/Write from/to cache [miss] and dirty bit = 0	0 - 2 - 3 - 4 - 0
4	Read/Write from/to cache [miss] and dirty bit = 1	0 - 1 - 2 - 3 - 4 - 0

## Process Diagram




Figure 11: CPU Process Diagram




Figure 12: Cache Controller Process Diagram




Figure 13: SDRAM Process Diagram

# Results

## Timing Diagrams




Figure 14: Write a word to cache [hit]




Figure 15: Read a word from cache [hit]




Figure 16: Read/Write from/to cache [miss] and dirty bit = 0




Figure 17: Read/Write from/to cache [miss] and dirty bit = 1 (See Appendix for Detailed)

## Cache Parameters

\* Assuming Board frequency = 5MHz and therefore 1 Clock Cycle = 20ns

N	Cache performance parameter	Time (ns)	Clock Cycles
1	Hit/Miss Determination Time	40	2
2	Data Access Time	20	1
3	Block Replacement Time	1280	64
4	Hit Time (Case 1 and Case 2)	160	8
5	Miss Penalty for Case 3 (when D-bit = 0)	1300	65
6	Miss Penalty for Case 4 (when D-bit = 1)	2600	130

Table 4: Cache Performance Table

## Brief Explanation

Hit/Miss Determination Time = Time spent in state 0. Requires 1 clock cycle to propagate data and a second clock cycle to compare tag and compare valid bit. Seen above in Figure 11.

Data Access Time = Time spent in state 3. Requires 1 clock cycle to perform write or read action. Seen above in Figure 11.

Block replacement time = Time required to write a block to SRAM. Memstrobe pulses 32 times with 1 clock cycle at 1 and 1 clock cycle at 0. This is a total of 54 cycles. Seen above in Figure 13.

Hit Time = Sum of States 0, 3 and 4. Note that in our program we add intentional delay to compensate for the fact that the cpu holds the CS strobe for 4 clock cycles. We could operate state 4 on only 1 clock cycle however then the hit time would be 4 clock cycles only, which means that the CS strobe asserted for the previous CPU data set could still be asserted by the time we returned back to state 4, causing old data to be propagated through the system. The delay we included is not an ideal case and could optimally be reduced. Seen above in Figure 11.

Miss Penalty for Case 3 (when D-bit = 0) = Block replacement time + 1 clock cycle to set new output signals. This is the time spent in State 2. Seen above in Figure 13.

Miss Penalty for Case 4 (when D-bit = 0) = 2 x (Block replacement time + 1 clock cycle to set new output signals). This is the time spent in State 1 + State 2. Seen above in Figure 14.

## Conclusion

In this lab, the objective benefits of creating and utilizing a simple cache controller was accomplished. The theoretical operation of the cache controller matched expected and predicted results based on in class material. The only exceptions were when we had to manually delay the program in order to wait for the CS strobe to be set back to zero. We also were unable to accurately extract values from the Xilinx generated BRAM block. When writing data to the BRAM we can see that for each change of address there is a change in data value as shown in Figure 13 and Figure 14 above (in State 2). However when writing from the BRAM block we can see that despite the address value changing for each MemStrobe pulse, the SRAM\_Dout value does not change across all values. This can be seen above in Figure 14 (during State 1). To correct this issue we would have used a simple array to store the SRAM data, just as we did for the SDRAM. This would allow us to have greater control over the inner workings of the SRAM block, and not have to rely on the prebuilt BRAM.

Outside of this small issue our cache controller performed as expected, being able to perform all 4 behavioral cases consistently as can be seen in Figures 11, 12, 13 and 14. It clearly demonstrated the large difference in time cost between a cache hit - 8ns total - versus a cache miss - 73ns if clean, 138ns if dirty. In most cache controllers, the hit rate is upwards of 95%, therefore the overall access time of a digital system which utilizes a cache memory will be much less than those that do not. This undoubtedly shows the necessity and utility of using a cache based system versus constantly writing to main memory.

The secondary goals of learning and expanding the knowledge of VHDL within the Xilinx ISE CAD environment and gaining experience in the design and implementation of custom logic controllers was also achieved.

## References

1. D. A. Patterson, J. L. Hennessy, and P. Alexander, Computer organization and design: the hardware/ software interface. Amsterdam: Morgan Kaufmann, 2015.
- 2.[Online]. Available: [https://www.ee.ryerson.ca/~lkirisch/ele758/labs/Cache Project\[12-09-10\].pdf](https://www.ee.ryerson.ca/~lkirisch/ele758/labs/Cache%20Project[12-09-10].pdf). [Accessed: 03-Nov-2019].

## Appendix




Figure 18: Read/Write from/to cache [miss] and dirty bit = 1

```
1  -----
2  -- Company:
3  -- Engineer:
4  --
5  -- Create Date:    12:35:06 10/22/2019
6  -- Design Name:
7  -- Module Name:    CacheController - Behavioral
8  -- Project Name:
9  -- Target Devices:
10 -- Tool versions:
11 -- Description:
12 --
13 -- Dependencies:
14 --
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18 --
19 -----
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.NUMERIC_STD.ALL;
23
24 -- Upper Level Cache Controller Entity
25 entity CacheController is
26     Port (
27         clk                      : in STD_LOGIC;
28         Cache_Addr_Comp          : out STD_LOGIC_VECTOR(15 downto 0);
29         Cache_Dout_Comp          : out STD_LOGIC_VECTOR(7  downto 0);
30         SRAM_Addr_Comp           : out STD_LOGIC_VECTOR(7  downto 0);
31         SRAM_Din_Comp            : out STD_LOGIC_VECTOR(7  downto 0);
32         SRAM_Dout_Comp           : out STD_LOGIC_VECTOR(7  downto 0);
33         SDRAM_Addr_Comp          : out STD_LOGIC_VECTOR(15 downto 0);
34         SDRAM_Din_Comp           : out STD_LOGIC_VECTOR(7  downto 0);
35         SDRAM_Dout_Comp          : out STD_LOGIC_VECTOR(7  downto 0);
36         Cache_SRAMAddr_Comp      : out STD_LOGIC_VECTOR(7  downto 0);
37         Cache_WR_RD_Comp         : out STD_LOGIC;
38         Cache_memStrb_Comp       : out STD_LOGIC;
39         Cache_RDY_Comp           : out STD_LOGIC;
40         Cache_CS_Comp            : out STD_LOGIC
41     );
42 end CacheController;
43
44 architecture Behavioral of CacheController is
45     --CPU Signals
46     signal Cpu_Dout_Sig, Cpu_Din_Sig      : STD_LOGIC_VECTOR(7  downto 0);
47     signal Cpu_Addr_Sig                    : STD_LOGIC_VECTOR(15 downto 0);
48     signal Cpu_WR_RD_Sig, Cpu_CS_Sig      : STD_LOGIC;
49     signal Cpu_Rdy_Sig                    : STD_LOGIC;
50     signal Cpu_Tag_Sig                    : STD_LOGIC_VECTOR(7  downto 0);
51     signal Cpu_Index_Sig                  : STD_LOGIC_VECTOR(2  downto 0);
52     signal offset                          : STD_LOGIC_VECTOR(4  downto 0);
53
54     --SRAM(cache memory) Signals
55     signal DirtyByte                      : STD_LOGIC_VECTOR(7  downto 0) := "00000000";
56     signal ValidByte                      : STD_LOGIC_VECTOR(7  downto 0) := "00000000";
57     signal sADD, sDin, sDout              : STD_LOGIC_VECTOR(7  downto 0);
```



```

58     signal sWen                : STD_LOGIC_VECTOR(0 DOWNTO 0);
59     signal HitMiss              : STD_LOGIC := '0';
60     type cachemem is array (7 downto 0) of STD_LOGIC_VECTOR(7 downto 0);
61     signal sTAG: cachemem := ((others=> (others=>'0')));
62
63     --SDRAM Signals
64     signal SDRAM_Din,SDRAM_Dout : STD_LOGIC_VECTOR(7 downto 0);
65     signal SDRAM_ADD            : STD_LOGIC_VECTOR(15 downto 0);
66     signal SDRAM_MSTRB,SDRAM_W_R: STD_LOGIC;
67
68     --Counters
69     signal counter              : integer := 0;
70     signal delay_counter       : integer := 0;
71     signal delay_counterb      : integer := 0;
72     signal startup              : integer := 0;
73     signal offset_counter      : integer := 0;
74
75
76     --ICON & VIO & ILA Signals
77     signal control0            : STD_LOGIC_VECTOR(35 downto 0);
78     signal control1            : STD_LOGIC_VECTOR(35 downto 0);
79     signal ila_data            : std_logic_vector(149 downto 0);
80     signal trig0               : std_logic_vector(0 DOWNTO 0);
81
82     --State
83     signal state : STD_LOGIC_VECTOR(3 downto 0);
84
85     --Components
86     COMPONENT SDRAMController
87     Port (
88         clk      : in STD_LOGIC;
89         ADDR     : in STD_LOGIC_VECTOR (15 downto 0);
90         WR_RD    : in STD_LOGIC;
91         MEMSTRB  : in STD_LOGIC;
92         DIN      : in STD_LOGIC_VECTOR (7 downto 0);
93         DOUT     : out STD_LOGIC_VECTOR (7 downto 0)
94     );
95     END COMPONENT;
96
97     COMPONENT SRAM
98     PORT (
99         clka     : IN STD_LOGIC;
100        wea      : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
101        addra    : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
102        dina     : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
103        douta    : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
104    );
105    END COMPONENT;
106
107    COMPONENT CPU_gen
108    Port (
109        clk      : in STD_LOGIC;
110        rst      : in STD_LOGIC;
111        trig     : in STD_LOGIC;
112        Address  : out STD_LOGIC_VECTOR (15 downto 0);
113        wr_rd    : out STD_LOGIC;
114        cs       : out STD_LOGIC;

```

```
115     DOut      : out STD_LOGIC_VECTOR (7 downto 0)
116   );
117   END COMPONENT;
118
119   COMPONENT icon
120   PORT (
121     CONTROL0 : INOUT STD_LOGIC_VECTOR (35 DOWNT0 0);
122     CONTROL1 : INOUT STD_LOGIC_VECTOR (35 DOWNT0 0)
123   );
124   END COMPONENT;
125
126   COMPONENT ila
127   PORT (
128     CONTROL : INOUT STD_LOGIC_VECTOR (35 DOWNT0 0);
129     CLK      : IN STD_LOGIC;
130     DATA    : IN STD_LOGIC_VECTOR (149 DOWNT0 0);
131     TRIG0    : IN STD_LOGIC_VECTOR (0 TO 0)
132   );
133   END COMPONENT;
134
135   component vio
136   PORT (
137     CONTROL : INOUT STD_LOGIC_VECTOR (35 DOWNT0 0);
138     ASYNC_OUT : OUT STD_LOGIC_VECTOR (1 DOWNT0 0)
139   );
140
141   end component;
142   signal vioOut : std_logic_vector (1 downto 0);
143   signal ilaTrig : std_logic_vector (7 downto 0);
144
145   BEGIN
146
147     --PORT MAPS:
148     myCPU_gen : CPU_gen
149     Port Map (clk => clk,
150              rst => vioOut(0),
151              trig => Cpu_Rdy_Sig,
152              Address => Cpu_Addr_Sig,
153              wr_rd   => Cpu_WR_RD_Sig,
154              cs      => Cpu_CS_Sig,
155              DOut    => Cpu_Dout_Sig
156            );
157
158
159     SDRAM      : SDRAMController
160     Port Map (clk  => clk,
161              ADDR => SDRAM_ADD,
162              WR_RD=> SDRAM_W_R,
163              MEMSTRB=> SDRAM_MSTRB,
164              DIN=> SDRAM_Din,
165              DOUT=> SDRAM_Dout
166            );
167
168     mySRAM      : SRAM
169     Port Map (clka => clk,
170              wea => sWen,
171              addra => sADD,
```

```

172         dina => sDin,
173         douta=> sDout
174     );
175
176     myIcon      : icon
177     Port Map (CONTROL0 => control0,
178             CONTROL1 => control1
179     );
180
181     myILA       : ila
182     Port Map (CONTROL => control0,
183             CLK => clk,
184             DATA => ila_data,
185             TRIG0 => trig0
186     );
187
188
189     myvio : vio
190     port map (
191         CONTROL => control1,
192         ASYNC_OUT => vioOut
193     );
194
195     process(clk, Cpu_CS_Sig)
196     begin
197         if (clk'event AND clk = '1') then
198
199             if (startup = 0) then
200                 state <= "0100";
201                 startup <= 1;
202             end if;
203
204             --evaluation 0000 0
205             --Write      0001 1
206             --Load       0010 2
207             --CPU wr/rd   0011 3
208             --READY      0100 4
209
210             -- STATE 0
211             if (state = "0000") then
212                 delay_counter <= 0;
213                 Cpu_Rdy_Sig <= '0';
214                 Cpu_Tag_Sig <= Cpu_Addr_Sig(15 downto 8);
215                 Cpu_Index_Sig <= Cpu_Addr_Sig(7 downto 5);
216                 offset <= Cpu_Addr_Sig(4 downto 0);
217                 SDRAM_ADD(15 downto 5) <= Cpu_Addr_Sig(15 downto 5);
218                 sADD(7 downto 0) <= Cpu_Addr_Sig(7 downto 0);
219                 sWen <= "0";
220                 if (delay_counterb >= 1) then
221
222
223                     --Evaluating HIT/MISS
224                     if ((ValidByte(to_integer(unsigned(Cpu_Index_Sig))) = '1') AND (sTAG(
to_integer(unsigned(Cpu_Index_Sig))) = Cpu_Tag_Sig)) then -- HIT
225                         HitMiss <= '1';
226                         state <= "0011";
227                     else --MISS

```

```
228             HitMiss <= '0';
229             --Dirty and Valid bit check
230             if ((DirtyByte(to_integer(unsigned(Cpu_Index_Sig))) = '1') AND (
ValidByte(to_integer(unsigned(Cpu_Index_Sig))) = '1')) then
231                 state <= "0001"; --Switching to write state
232             else
233                 state <= "0010"; --Switch to load state
234             end if;
235         end if;
236     end if;
237     delay_counterb <= delay_counterb + 1;
238
239     -- STATE 1 MISS, write-back to SDRAM
240     elsif(state = "0001") then
241         SDRAM_ADD(15 downto 8) <= sTAG(to_integer(unsigned(Cpu_Index_Sig)));
242         SDRAM_ADD(7 downto 5) <= Cpu_Index_Sig;
243         if (counter = 64) then
244             counter <= 0;
245             DirtyByte(to_integer(unsigned(Cpu_Index_Sig))) <= '0';
246             sTAG(to_integer(unsigned(Cpu_Index_Sig))) <= (others=>'0');
247             offset_counter <= 0;
248             state <= "0010"; -- switch to load state, write complete
249         else
250             if (counter mod 2 = 1) then
251                 SDRAM_MSTRB <= '0';
252             else
253                 SDRAM_MSTRB <= '1';
254                 SDRAM_ADD(4 downto 0) <= STD_LOGIC_VECTOR(to_unsigned(offset_counter
, 5));
255
256                 SDRAM_W_R <= '1';
257                 SDRAM_Din <= sDout;
258
259                 sADD(7 downto 5) <= Cpu_Index_Sig;
260                 sADD(4 downto 0) <= STD_LOGIC_VECTOR(to_unsigned(offset_counter, 5));
261                 sWen <= "0";
262
263                 offset_counter <= offset_counter + 1;
264             end if;
265             counter <= counter + 1;
266         end if;
267
268     -- STATE 2 MISS read
269     elsif(state = "0010") then
270         SDRAM_ADD(15 downto 8) <= Cpu_Tag_Sig;
271         SDRAM_ADD(7 downto 5) <= Cpu_Index_Sig;
272         if (counter = 64) then
273             counter <= 0;
274             ValidByte(to_integer(unsigned(Cpu_Index_Sig))) <= '1';
275             sTAG(to_integer(unsigned(Cpu_Index_Sig))) <= Cpu_Tag_Sig;
276             offset_counter <= 0;
277             state <= "0011"; -- switch to cpu rd/wr
278             SDRAM_MSTRB <= '0';
279             sADD(7 downto 0) <= Cpu_Addr_Sig(7 downto 0);
280         else
281             if (counter mod 2 = 0) then
282                 SDRAM_MSTRB <= '1';
283             else
```

```

283         SDRAM_MSTRB <= '0';
284         SDRAM_ADD(4 downto 0) <= STD_LOGIC_VECTOR(to_unsigned(offset_counter
, 5));

285         SDRAM_W_R <= '0';
286
287         sADD(7 downto 5) <= Cpu_Index_Sig;
288         sADD(4 downto 0) <= STD_LOGIC_VECTOR(to_unsigned(offset_counter, 5));
289         sDin <= SDRAM_Dout;
290         sWen <= "1";
291
292         offset_counter <= offset_counter + 1;
293     end if;
294     counter <= counter + 1;
295 end if;
296
297 -- STATE 3 CPU read/write
298 elsif(state = "0011") then
299     if (Cpu_WR_RD_Sig = '1') then
300         sWen <= "1";
301         DirtyByte(to_integer(unsigned(Cpu_Index_Sig))) <= '1';
302         ValidByte(to_integer(unsigned(Cpu_Index_Sig))) <= '1';
303         sDin <= Cpu_Dout_Sig;
304         Cpu_Din_Sig <= "00000000";
305     else
306         Cpu_Din_Sig <= sDout;
307     end if;
308     state <= "0100";
309
310 -- STATE 4 send ready, wait for CS
311 elsif(state = "0100") then
312     delay_counterb <= 0;
313     sWen <= "0";
314     Cpu_Rdy_Sig <= '1';
315     if ((Cpu_CS_Sig = '1') AND (delay_counter >= 2)) then
316         state <= "0000";
317     end if;
318     delay_counter <= delay_counter + 1;
319 end if;
320 end if;
321 end process;
322
323 -- Signals
324 Cache_memStrb_Comp <= SDRAM_MSTRB;
325 Cache_Addr_Comp <= Cpu_Addr_Sig;
326 Cache_WR_RD_Comp <= Cpu_WR_RD_Sig;
327 Cache_Dout_Comp <= Cpu_Din_Sig;
328 Cache_RDY_Comp <= Cpu_Rdy_Sig;
329 Cache_CS_Comp <= Cpu_CS_Sig;
330 SRAM_Addr_Comp <= sADD;
331 SRAM_Din_Comp <= sDin;
332 SRAM_Dout_Comp <= sDout;
333 SDRAM_Addr_Comp <= SDRAM_ADD;
334 SDRAM_Din_Comp <= SDRAM_Din;
335 SDRAM_Dout_Comp <= SDRAM_Dout;
336 Cache_SRAMAddr_Comp <= Cpu_Addr_Sig(15 downto 8);
337
338 -- ILA outputs

```

```
339     ila_data(15 downto 0)  <= Cpu_Addr_Sig;
340     ila_data(16)           <= Cpu_WR_RD_Sig;
341     ila_data(17)           <= Cpu_Rdy_Sig;
342     ila_data(18)           <= Cpu_CS_Sig;
343     ila_data(26 downto 19) <= Cpu_Din_Sig;
344     ila_data(30 downto 27) <= state;
345     ila_data(31)           <= SDRAM_MSTRB;
346     ila_data(32)           <= ValidByte(to_integer(unsigned(Cpu_Index_Sig)));
347     ila_data(33)           <= DirtyByte(to_integer(unsigned(Cpu_Index_Sig)));
348     ila_data(34)           <= HitMiss;
349     ila_data(42 downto 35) <= sADD;
350     ila_data(50 downto 43) <= sDin;
351     ila_data(58 downto 51) <= sDout;
352     ila_data(74 downto 59) <= SDRAM_ADD;
353     ila_data(82 downto 75) <= SDRAM_Din;
354     ila_data(90 downto 83) <= SDRAM_Dout;
355     ila_data(98 downto 91) <= Cpu_Dout_Sig;
356     ila_data(99)           <= sWen(0);
357     ila_data(107 downto 100) <= sTag(0);
358     ila_data(115 downto 108) <= sTag(1);
359     ila_data(123 downto 116) <= sTag(2);
360     ila_data(131 downto 124) <= sTag(3);
361     ila_data(139 downto 132) <= sTag(4);
362     ila_data(147 downto 140) <= sTag(5);
363
364
365     -- Trigger
366     ilaTrig(0) <= vioOut(0);
367     ilaTrig(7 downto 1) <= (others => '0');
368 end Behavioral;
369
```

```
1  -----
2  -- Company:
3  -- Engineer:
4  --
5  -- Create Date:    12:37:55 10/22/2019
6  -- Design Name:
7  -- Module Name:    SDRAMController - Behavioral
8  -- Project Name:
9  -- Target Devices:
10 -- Tool versions:
11 -- Description:
12 --
13 -- Dependencies:
14 --
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18 --
19 -----
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.NUMERIC_STD.ALL;
23
24 entity SDRAMController is
25     Port (
26         clk : in STD_LOGIC;
27         ADDR : in STD_LOGIC_VECTOR (15 downto 0);
28         WR_RD : in STD_LOGIC;
29         MEMSTRB : in STD_LOGIC;
30         DIN : in STD_LOGIC_VECTOR (7 downto 0);
31         DOUT : out STD_LOGIC_VECTOR (7 downto 0)
32     );
33 end SDRAMController;
34
35 architecture Behavioral of SDRAMController is
36     type mem is array (6 downto 0, 31 downto 0) of std_logic_vector(7 downto 0);
37     signal first4 : STD_LOGIC_VECTOR(3 downto 0);
38     signal last4 : STD_LOGIC_VECTOR(4 downto 0);
39     signal mem_sig: mem;
40     signal counter : integer := 0;
41     begin
42         process (CLK)
43         begin
44             if CLK'event and CLK = '0' then
45                 if counter = 0 then
46                     for I in 0 to 6 loop
47                         for J in 0 to 31 loop
48                             if (J mod 3 = 1) then
49                                 mem_sig(I,J) <= "00010100"; --14
50                             elsif (J mod 3 = 2) then
51                                 mem_sig(I,J) <= "10001111"; --8F
52                             else
53                                 mem_sig(I,J) <= "01010111"; --67
54                             end if;
55                         end loop;
56                     end loop;
57                     counter <= 1;
```

```
58         end if;
59         if MEMSTRB = '1' then
60             if WR_RD = '1' then
61                 mem_sig(to_integer(unsigned(ADDR(15 downto 12))), to_integer(unsigned(
ADDR(4 downto 0)))) <= DIN;
62             ELSE
63                 DOUT <= mem_sig(to_integer(unsigned(ADDR(15 downto 12))), to_integer(
unsigned(ADDR(4 downto 0))));
64             end if;
65         end if;
66     end if;
67 end process;
68 end Behavioral;
```