Abstract

The purpose of this project was to simulate a simple cache controller and attain practical experience in the design and implementation of custom logic controllers and interfacing to SRAM memory units and other logic devices. The functionality and interactions between the cache controller, SRAM and SDRAM controller was designed and then studied. Another goal of the project was to learn VHDL-coding technique within the Xilinx ISE CAD environment of the system and a hardware evaluation platform based on the Xilinx Spartan-3E FPGA. The cache controller, SRAM memory and SDRAM controller were all implemented using VHDL while the CPU generation VHDL file was provided.

Introduction

The CPU block was pre-built and provided a series of hard-coded outputs. These outputs included, Address[16](made up of Tag[8], Index[3] and Offset[5]), Data[8], and Write/Read[1]. These outputs are summarized below in Table 1.

| Address | | | | |
|---------|-------|--------|------|------------|
| Tag | Index | Offset | Data | Write/Read |
| 11 | 0 | 00 | AA | Write |
| 11 | 0 | 02 | BB | Write |
| 11 | 0 | 00 | XX | Read |
| 11 | 0 | 02 | XX | Read |
| 33 | 2 | 06 | XX | Read |
| 44 | 2 | 04 | XX | Read |
| 55 | 0 | 04 | CC | Write |
| 66 | 0 | 06 | XX | Read |

Table 1: CPU Output Values in Hexadecimal

The purpose of these outputs are to simulate Write and Read commands being sent to the cache controller. The CPU block also output a CS[1] bit which was to indicate to the cache controller that it has completed loading its new output values (from table 1) and they are ready to be processed.

A Bram block was used to act as the SRAM Component.

An SDRAM block was created which simulated the Synchronous Dynamic RAM by storing bits in an array of 6 Blocks of 32 Addresses of 8 bits. This array was initialized with values 0x14, 0x8F, 0x67 sequentially throughout.

The cache controller was to be designed as a Finite State Machine which would be able to receive the signal from the CPU, then determine if the requested memory address's block is already in SRAM (hit) or if it is not and needs to be retrieved from SDRAM. If the block to be replaced in SRAM is 'dirty', that is to say it has had a write operation performed on it, it must first be written back to SDRAM. This cache controller was then evaluated on its performance timings for each type of memory access.

System Specifications

CPU block (Functional Specifications):

- 1. Simulates Write and Read commands being sent to the cache controller
- 2. CPU block also output a CS[1] bit which was to indicate to the cache controller that it has completed loading its new output values (from table 1) and they are ready to be processed.
- 3. Once CS is de-asserted, the CPU block must be ready to repeat the process.

CPU block (Technical Specifications):

- 1. The CPU is synchronized to the rest of the system via a clock frequency
- 2. Periodically issues read or write transaction requests
- 3. When the CPU issues a transaction, it first sets the appropriate address on the address bus and sets the read/write indicator to the correct value
 - a) Read: the WR/RD signal is low (0)
 - b) Write: the WR/RD signal is high (1), appropriate data is set on the DOUT
- 4. When all transaction signals are stable, the strobe CS is asserted, and stays asserted for 4 clock cycles

Cache Controller block (Functional Specifications):

- 1. Receive Write and Read requests from the CPU
- 2. Determine whether the requested data is currently in SRAM (hit)
- 3. If necessary, move data from SDRAM to SRAM and vice-versa to maintain data integrity
- 4. Manage and control block Tag[8], Valid[1] and Dirty[1] bits corresponding to SRAM data
- 5. Perform read and write operations to SRAM based on CPU requests.

Cache Controller block (Technical Specifications):

- 1. When CS is asserted by the CPU the Address, Data and WR/RD signals are received by the cache controller from the CPU based on Table 1.
- 2. The given Address Block's tag and index values are looked for in SRAM.
- 3. If the block does not exist in SRAM, the dirty bit of the block currently at that index position in SRAM is checked.
- 4. If the dirty bit is 1, that block is written back to SDRAM; over a period of 64 clock cycles by toggling memstrb every clock cycle and pushing SRAM's Dout to SDRAM's Din. During this process SDRAM's WR/RD (write/read) signal is asserted and an offset value is incremented every 2 clock cycles such that 32 incrementations occur, and 32 sequential address values are passed to both the SDRAM and SRAM.
- 5. If the dirty bit is 0, or if step 4 has been performed the block is written to SRAM by toggling memstrb every clock cycle for 64 clock cycles and pushing SDRAM's Dout to SRAM's Din. During this process SRAM's Wea (write enable) signal is asserted and an offset value is incremented every 2 clock cycles such that 32 incrementations occur, and 32 sequential address values are passed to both the SDRAM and SRAM.
- 6. In the case of a write operation, the Wea (write enable) signal of the SRAM is asserted, and Dout, index and offset signals from the CPU are passed to the SRAM Din and Address respectively. The corresponding tag value is updated to match the first 8 bits of the CPU address and the corresponding Valid and Dirty bits are set to '1'
- 7. In the case of a read operation, the Wea (write enable) signal of the SRAM is set to 0, and Dout, index and offset signals from the CPU are passed to the SRAM Din and Address respectively. The corresponding tag value is updated to match the first 8 bits of the CPU address and the corresponding Valid bit is set to '1'
- 8. The ready signal is then asserted and sent to the CPU
- 9. The Cache Controller then remains in a ready state waiting for the CS strobe to be re-asserted by the CPU

Cache SRAM block (Functional Specifications):

1. Acts as local memory for the cache controller

Cache SRAM block (Technical Specifications):

- 1. All operations issued to the cache controller are synchronized on the rising edge of the clock
- 2. Write Operation:
 - a) Correct address is set on the Address bus by the Cache Controller
 - b) WEN signal is asserted (1)
 - c) On subsequent rising edge, data is written
- 3. Read Operation:
 - a) Correct address is set on the Address bus by the Cache Controller
 - b) addressed data will propagate to the output DOUT after the next rising edge of the clock

SDRAM Controller block (Functional Specifications):

- 1. Responds to block read and write requests from the Cache Controller
- 2. Data can be written from the cache to the SDRAM through the Din bus when the WR/RD signal is asserted
- 3. Data can be read from the SDRAM to the cache through the Dout bus when the WR/RD signal is de-asserted

SDRAM Controller block (Technical Specifications):

- 1. Synchronized to Cache and the rest of the system via a clock frequency
- 2. Write Operation:
 - a) Correct base address is set on the ADD port by the Cache Controller
 - b) WR/RD signal is asserted (1)
 - c) once all other signals are stable (one clock cycle later), the strobe MEMSTRB is asserted for one clock cycle
 - d) Process repeated 32 times for 1 full block
- 3. Read Operation:
 - a) Correct base address is set on the ADD port by the Cache Controller
 - b) WR/RD signal is de-asserted (0)
 - c) once all other signals are stable (one clock cycle later), the strobe MEMSTRB is asserted for one clock cycle
 - d) Process repeated 32 times for 1 full block

Device Descriptions

Symbols




Figure 1: Symbol Diagrams for Cache Controller Project

Block Diagrams




Figure 2: CPU Block Diagram




Figure 3: SDRAM Block Diagram




Figure 4: Cache Controller Block Diagram

State Diagrams




Figure 5: CPU State Diagram




Figure 6: SDRAM State Diagram




Figure 7: Complete Cache Controller State Diagram

Table 2: Complete Cache State Operation Table

| State | Operation | |
|-------|-------------------------------------|--|
| 0 | Evaluation of CPU ADDR | |
| 1 | Write block to SDRAM | |
| 2 | Read block from SDRAM | |
| 3 | Write/Read To/From SRAM From/To CPU | |
| 4 | Ready and waiting | |




Figure 8: Case 1 and 2 $\,$

Figure 9: Case 3




Figure 10: Case 4

Table 3: Complete Cache Behavior Table

| Case | Behavior | State Progression |
|------|---|-----------------------|
| 1 | Write a word to cache [hit] | 0 - 3 - 4 - 0 |
| 2 | Read a word from cache [hit] | 0 - 3 - 4 - 0 |
| 3 | Read/Write from/to cache [miss] and dirty bit = 0 | 0 - 2 - 3 - 4 - 0 |
| 4 | Read/Write from/to cache [miss] and dirty bit = 1 | 0 - 1 - 2 - 3 - 4 - 0 |

Process Diagram




Figure 11: CPU Process Diagram




Figure 12: Cache Controller Process Diagram




Figure 13: SDRAM Process Diagram

Results

Timing Diagrams





Figure 14: Write a word to cache [hit]

Figure 15: Read a word from cache [hit]




Figure 16: Read/Write from/to cache [miss] and dirty bit = 0




Figure 17: Read/Write from/to cache [miss] and dirty bit = 1 (See Appendix for Detailed)

Cache Parameters

* Assuming Board frequency = 5 MHz and therefore 1 Clock Cycle = 20 ns

| N | Cache performance parameter | Time (ns) | Clock Cycles |
|---|---|-----------|--------------|
| 1 | Hit/Miss Determination Time | 40 | 2 |
| 2 | Data Access Time | 20 | 1 |
| 3 | Block Replacement Time | 1280 | 64 |
| 4 | Hit Time (Case 1 and Case 2) | 160 | 8 |
| 5 | Miss Penalty for Case 3 (when D-bit $= 0$) | 1300 | 65 |
| 6 | Miss Penalty for Case 4 (when D-bit $= 1$) | 2600 | 130 |

Table 4: Cache Performance Table

Brief Explanation

Hit/Miss Determination Time = Time spent in state 0. Requires 1 clock cycle to propagate data and a second clock cycle to compare tag and compare valid bit. Seen above in Figure 11.

Data Access Time = Time spent in state 3. Requires 1 clock cycle to perform write or read action. Seen above in Figure 11.

Block replacement time = Time required to write a block to SRAM. Memstrobe pulses 32 times with 1 clock cycle at 1 and 1 clock cycle at 0. This is a total of 54 cycles. Seen above in Figure 13.

Hit Time = Sum of States 0, 3 and 4. Note that in our program we add intentional delay to compensate for the fact that the cpu holds the CS strobe for 4 clock cycles. We could operate state 4 on only 1 clock cycle however then the hit time would be 4 clock cycles only, which means that the CS strobe asserted for the previous CPU data set could still be asserted by the time we returned back to state 4, causing old data to be propagated through the system. The delay we included is not an ideal case and could optimally be reduced. Seen above in Figure 11.

Miss Penalty for Case 3 (when D-bit = 0) = Block replacement time + 1 clock cycle to set new output signals. This is the time spent in State 2. Seen above in Figure 13.

Miss Penalty for Case 4 (when D-bit = 0) = 2 x (Block replacement time + 1 clock cycle to set new output signals). This is the time spent in State 1 + State 2. Seen above in Figure 14.

Conclusion

In this lab, the objective benefits of creating and utilizing a simple cache controller was accomplished. The theoretical operation of the cache controller matched expected and predicted results based on in class material. The only exceptions were when we had to manually delay the program in order to wait for the CS strobe to be set back to zero. We also were unable to accurately extract values from the Xilinx generated BRAM block. When writing data to the BRAM we can see that for each change of address there is a change in data value as shown in Figure 13 and Figure 14 above (in State 2). However when writing from the BRAM block we can see that despite the address value changing for each MemStrobe pulse, the SRAM_Dout value does not change across all values. This can be seen above in Figure 14 (during State 1). To correct this issue we would have used a simple array to store the SRAM data, just as we did for the SDRAM. This would allow us to have greater control over the inner workings of the SRAM block, and not have to rely on the prebuilt BRAM.

Outside of this small issue our cache controller performed as expected, being able to perform all 4 behavioral cases consistently as can be seen in Figures 11, 12, 13 and 14. It clearly demonstrated the large difference in time cost between a cache hit - 8ns total - versus a cache miss - 73ns if clean, 138ns if dirty. In most cache controllers, the hit rate is upwards of 95%, therefore the overall access time of a digital system which utilizes a cache memory will be much less than those that do not. This undoubtedly shows the necessity and utility of using a cache based system versus constantly writing to main memory.

The secondary goals of learning and expanding the knowledge of VHDL within the Xilinx ISE CAD environment and gaining experience in the design and implementation of custom logic controllers was also achieved.

References

1. D. A. Patterson, J. L. Hennessy, and P. Alexander, Computer organization and design: the hardware/software interface. Amsterdam: Morgan Kaufmann, 2015.

 $2.[Online].\ Available: https://www.ee.ryerson.ca/lkirisch/ele758/labs/Cache Project[12-09-10].pdf. [Accessed: 03-Nov-2019].$

Appendix




Figure 18: Read/Write from/to cache [miss] and dirty bit = 1

```
1
     -- Company:
 3
     -- Engineer:
 4
 5
     -- Create Date: 12:35:06 10/22/2019
     -- Design Name:
 7
     -- Module Name:
                        CacheController - Behavioral
 8
     -- Project Name:
    -- Target Devices:
 9
     -- Tool versions:
10
11
     -- Description:
12
1.3
     -- Dependencies:
14
15
     -- Revision:
     -- Revision 0.01 - File Created
16
     -- Additional Comments:
17
1 8
19
2.0
     library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
21
     use IEEE.NUMERIC STD.ALL;
22
23
24
   -- Upper Level Cache Controller Entity
25
    entity CacheController is
26
     Port (
2.7
                                    : in STD LOGIC;
          clk
28
          Cache Addr Comp
                                    : out STD LOGIC VECTOR(15 downto 0);
29
          Cache_Dout_Comp
                                    : out STD LOGIC VECTOR(7 downto 0);
                                  : out STD_LOGIC_VECTOR(7 downto 0);
: out STD_LOGIC_VECTOR(7 downto 0);
: out STD_LOGIC_VECTOR(7 downto 0);
: out STD_LOGIC_VECTOR(15 downto 0);
          SRAM_Addr_Comp
30
31
          SRAM Din Comp
          SRAM Dout Comp
32
33
          SDRAM_Addr_Comp
34
         SDRAM_Din_Comp
SDRAM_Dout_Comp
                                    : out STD LOGIC VECTOR(7 downto 0);
35
                                    : out STD LOGIC VECTOR(7 downto 0);
         Cache_SRAMAddr_Comp
Cache_WR_RD_Comp
Cache_memStrb_Comp
36
                                    : out STD LOGIC VECTOR(7 downto 0);
                                     : out STD LOGIC;
37
38
                                    : out STD LOGIC;
                                    : out STD LOGIC;
39
          Cache RDY Comp
                                    : out STD LOGIC
40
          Cache CS Comp
41
        );
42
    end CacheController;
43
     architecture Behavioral of CacheController is
44
45
      --CPU Signals
       signal Cpu_Dout_Sig, Cpu_Din_Sig : STD_LOGIC_VECTOR(7 downto 0);
46
        signal Cpu_Addr_Sig : STD_LOGIC_VECTOR (15 downto 0);
signal Cpu_WR_RD_Sig,Cpu_CS_Sig : STD_LOGIC;
47
       signal Cpu Addr Sig
48
49
       signal Cpu Rdy Sig
                                               : STD LOGIC;
50
       signal Cpu Tag Sig
                                               : STD LOGIC VECTOR (7 downto 0);
       signal Cpu Index Sig
                                               : STD LOGIC VECTOR(2 downto 0);
51
52
        signal offset
                                               : STD LOGIC VECTOR (4 downto 0);
53
54
       --SRAM(cache memory) Signals
       signal DirtyByte : STD_LOGIC_VECTOR(7 downto 0):= "000000000";
signal ValidByte : STD_LOGIC_VECTOR(7 downto 0):= "000000000";
55
56
       signal sADD, sDin, sDout : STD LOGIC VECTOR(7 downto 0);
57
```

```
signal sWen
                                   : STD LOGIC VECTOR(0 DOWNTO 0);
59
                                     : STD LOGIC := '0';
        signal HitMiss
60
        type cachemem is array (7 downto 0) of STD LOGIC VECTOR(7 downto 0);
61
        signal sTAG: cachemem := ((others=> (others=>'0')));
62
        --SDRAM Signals
63
        signal SDRAM Din,SDRAM Dout : STD LOGIC VECTOR(7 downto 0);
64
65
        signal SDRAM ADD : STD LOGIC VECTOR(15 downto 0);
        signal SDRAM MSTRB, SDRAM W R: STD LOGIC;
66
67
68
        --Counters
69
        signal counter
                                 : integer := 0;
70
                                 : integer := 0;
        signal delay counter
71
        signal delay counterb
                                  : integer := 0;
72
                                 : integer := 0;
        signal startup
73
        signal offset counter
                               : integer := 0;
74
75
76
        --ICON & VIO & ILA Signals
77
       signal control0
                                 : STD LOGIC VECTOR(35 downto 0);
78
        signal control1
                                  : STD LOGIC VECTOR(35 downto 0);
79
        signal ila data
                                  : std logic vector(149 downto 0);
80
        signal trig0
                                  : std logic vector(0 DOWNTO 0);
81
82
        --State
        signal state : STD LOGIC VECTOR(3 downto 0);
83
84
85
        --Components
86
        COMPONENT SDRAMController
87
        Port (
88
                 : in STD LOGIC;
          clk
89
          ADDR : in STD LOGIC VECTOR (15 downto 0);
          WR RD : in STD LOGIC;
90
91
          MEMSTRB : in STD LOGIC;
92
          DIN : in STD LOGIC VECTOR (7 downto 0);
                 : out STD LOGIC VECTOR (7 downto 0)
93
94
       );
9.5
       END COMPONENT;
96
97
       COMPONENT SRAM
98
        PORT (
99
         clka : IN STD LOGIC;
100
                 : IN STD LOGIC VECTOR (0 DOWNTO 0);
          addra : IN STD LOGIC VECTOR(7 DOWNTO 0);
101
102
          dina : IN STD LOGIC VECTOR(7 DOWNTO 0);
103
          douta : OUT STD LOGIC VECTOR(7 DOWNTO 0)
104
       );
105
        END COMPONENT;
106
107
        COMPONENT CPU gen
        Port (
108
109
          clk
                 : in STD LOGIC;
110
          rst
                 : in STD LOGIC;
          trig : in STD LOGIC;
111
          Address: out STD LOGIC VECTOR (15 downto 0);
112
113
          wr rd : out STD LOGIC;
114
          cs : out STD LOGIC;
```

```
115
            DOut
                 : out STD LOGIC VECTOR (7 downto 0)
116
117
        END COMPONENT;
118
119
        COMPONENT icon
120
            CONTROLO : INOUT STD LOGIC VECTOR (35 DOWNTO 0);
121
122
            CONTROL1 : INOUT STD LOGIC VECTOR (35 DOWNTO 0)
123
        END COMPONENT:
124
125
126
        COMPONENT ila
127
         PORT (
            CONTROL : INOUT STD LOGIC VECTOR (35 DOWNTO 0);
128
                     : IN STD LOGIC;
129
130
                    : IN STD LOGIC VECTOR(149 DOWNTO 0);
            DATA
131
            TRIGO : IN STD LOGIC VECTOR (0 TO 0)
132
         );
133
         END COMPONENT;
134
135
         component vio
136
         PORT (
         CONTROL : INOUT STD LOGIC VECTOR(35 DOWNTO 0);
137
138
         ASYNC OUT : OUT STD LOGIC VECTOR (1 DOWNTO 0)
139
         );
140
141
         end component;
142
         signal vioOut : std logic vector(1 downto 0);
143
         signal ilaTrig : std logic vector(7 downto 0);
144
145
        BEGIN
146
147
         --PORT MAPS:
148
         myCPU gen : CPU gen
         Port Map (clk => clk,
149
150
                   rst => vioOut(0),
151
                   trig => Cpu Rdy Sig,
152
                   Address => Cpu Addr Sig,
153
                   wr rd => Cpu WR RD Sig,
                         => Cpu CS Sig,
154
                   CS
155
                   DOut
                          => Cpu Dout Sig
156
         );
157
158
159
         SDRAM
                  : SDRAMController
160
         Port Map (clk => clk,
                   ADDR => SDRAM ADD,
161
162
                   WR RD=> SDRAM W R,
163
                   MEMSTRB=> SDRAM MSTRB,
164
                   DIN=> SDRAM Din,
                   DOUT=> SDRAM Dout
165
166
         );
167
168
         mySRAM
                  : SRAM
169
         Port Map (clka => clk,
170
                   wea => sWen,
171
                   addra => sADD,
```

```
172
                    dina => sDin,
173
                    douta=> sDout
174
         );
175
176
         myIcon
                   : icon
177
         Port Map (CONTROL0 => control0,
178
                    CONTROL1 => control1
179
         );
180
181
         myILA
                   : ila
182
         Port Map (CONTROL => control0,
183
                    CLK => clk,
184
                    DATA => ila data,
185
                    TRIGO => trig0
186
         );
187
188
189
         myvio : vio
190
         port map (
191
            CONTROL => control1,
192
            ASYNC OUT => vioOut
193
         );
194
195
         process(clk, Cpu CS Sig)
196
         begin
197
             if (clk'event AND clk = '1') then
198
199
                if (startup = 0) then
200
                state <= "0100";
201
                startup <= 1;
202
                end if;
203
                   --evaluation 0000 0
204
205
                   --Write
                                 0001 1
206
                   --Load
                                 0010 2
                   --CPU wr/rd 0011 3
207
208
                   --READY
                                 0100 4
209
                -- STATE 0
210
                if (state = "0000") then
211
212
                   delay counter <= 0;</pre>
213
                   Cpu Rdy Sig <= '0';
214
                   Cpu Tag Sig <= Cpu Addr Sig(15 downto 8);</pre>
                   Cpu Index Sig <= Cpu Addr Sig(7 downto 5);</pre>
215
216
                   offset <= Cpu Addr Sig(4 downto 0);</pre>
                   SDRAM ADD(15 downto 5) <= Cpu Addr Sig(15 downto 5);
217
                   sADD(7 downto 0) <= Cpu Addr Sig(7 downto 0);</pre>
218
219
                   sWen <= "0";
220
                   if (delay counterb >= 1) then
221
222
223
                      --Evaluating HIT/MISS
224
                      if((ValidByte(to integer(unsigned(Cpu Index Sig))) = '1') AND (sTAG(
      to integer (unsigned (Cpu Index Sig))) = Cpu Tag Sig)) then -- HIT
                         HitMiss <= '1';</pre>
225
226
                          state <= "0011";
227
                      else --MISS
```

```
228
                          HitMiss <= '0';</pre>
229
                          --Dirty and Valid bit check
230
                          if ((DirtyByte(to integer(unsigned(Cpu Index Sig))) = '1') AND (
      ValidByte(to integer(unsigned(Cpu Index Sig))) = '1')) then
2.31
                             state <= "0001"; --Switching to write state</pre>
232
233
                             state <= "0010"; --Switch to load state</pre>
234
                          end if:
235
                      end if;
236
                   end if:
237
                   delay counterb <= delay counterb + 1;</pre>
238
239
                -- STATE 1 MISS, write-back to SDRAM
240
                elsif(state = "0001") then
                   SDRAM ADD(15 downto 8) <= sTAG(to integer(unsigned(Cpu Index Sig)));
241
242
                   SDRAM ADD(7 downto 5) <= Cpu Index Sig;
                   if (counter = 64) then
243
                      counter <= 0;
244
245
                      DirtyByte(to integer(unsigned(Cpu Index Sig))) <= '0';</pre>
246
                      sTAG(to integer(unsigned(Cpu Index Sig))) <= (others=>'0');
247
                      offset counter <= 0;
                      state <= "0010"; -- switch to load state, write complete
248
249
                   else
250
                      if (counter mod 2 = 1) then
251
                          SDRAM MSTRB <= '0';
2.52
                      else
253
                          SDRAM MSTRB <= '1';
254
                          SDRAM ADD(4 downto 0) <= STD LOGIC VECTOR(to unsigned(offset counter
      , 5));
255
                          SDRAM W R <= '1';
                          SDRAM Din <= sDout;
256
257
258
                          sADD(7 downto 5) <= Cpu Index Sig;
259
                          sADD(4 downto 0) <= STD LOGIC VECTOR(to unsigned(offset counter, 5));</pre>
260
                          sWen <= "0";
261
262
                          offset counter <= offset counter + 1;
263
                      end if:
                   counter <= counter + 1;</pre>
264
                   end if:
265
266
                -- STATE 2 MISS read
267
268
                elsif(state = "0010") then
                   SDRAM ADD(15 downto 8) <= Cpu Tag Sig;</pre>
269
270
                   SDRAM ADD(7 downto 5) <= Cpu Index Sig;
                   if (counter = 64) then
271
272
                      counter <= 0;
273
                      ValidByte(to integer(unsigned(Cpu Index Sig))) <= '1';</pre>
274
                      sTAG(to integer(unsigned(Cpu Index Sig))) <= Cpu Tag Sig;</pre>
275
                      offset counter <= 0;
276
                      state <= "0011"; -- switch to cpu rd/wr
277
                      SDRAM MSTRB <= '0';
                      sADD(7 downto 0) <= Cpu Addr Sig(7 downto 0);</pre>
278
279
                   else
280
                      if (counter mod 2 = 0) then
281
                          SDRAM MSTRB <= '1';
282
                      else
```

```
283
                          SDRAM MSTRB <= '0';
284
                          SDRAM ADD(4 downto 0) <= STD LOGIC VECTOR(to unsigned(offset counter
      , 5));
285
                          SDRAM W R <= '0';
286
287
                         sADD(7 downto 5) <= Cpu Index Sig;
                          sADD(4 downto 0) <= STD LOGIC_VECTOR(to_unsigned(offset_counter, 5));</pre>
288
289
                          sDin <= SDRAM Dout;</pre>
                         sWen <= "1";
290
291
292
                         offset counter <= offset counter + 1;
293
                      end if;
294
                   counter <= counter + 1;</pre>
295
                   end if;
296
297
                -- STATE 3 CPU read/write
298
                elsif(state = "0011") then
299
                   if (Cpu WR RD Sig = '1') then
300
                      sWen <= "1";
301
                      DirtyByte(to integer(unsigned(Cpu Index Sig))) <= '1';</pre>
                      ValidByte(to integer(unsigned(Cpu Index Sig))) <= '1';</pre>
302
                      sDin <= Cpu Dout Sig;</pre>
303
                      Cpu Din Sig <= "00000000";</pre>
304
305
                   else
306
                      Cpu Din Sig <= sDout;</pre>
307
                   end if;
308
                state <= "0100";
309
310
                -- STATE 4 send ready, wait for CS
                elsif(state = "0100") then
311
312
                   delay counterb <= 0;</pre>
                   sWen <= "0";
313
314
                   Cpu Rdy Sig <= '1';
315
                   if ((Cpu CS Sig = '1') AND (delay counter >= 2)) then
                      state <= "0000";
316
317
                   end if;
318
                   delay counter <= delay counter + 1;</pre>
319
                end if:
320
            end if;
321
         end process;
322
323
         -- Signals
324
         Cache memStrb Comp <= SDRAM MSTRB;</pre>
325
         Cache Addr Comp
                             <= Cpu Addr Sig;
326
         Cache WR RD Comp
                             <= Cpu WR RD Sig;
327
         Cache Dout Comp
                              <= Cpu Din Sig;
328
         Cache RDY Comp
                              <= Cpu Rdy Sig;
329
         Cache CS Comp
                              <= Cpu CS Sig;
330
                              <= sADD;
         SRAM Addr Comp
331
         SRAM Din Comp
                              <= sDin;
332
         SRAM Dout Comp
                              <= sDout;
                              <= SDRAM ADD;
333
         SDRAM Addr Comp
334
         SDRAM Din Comp
                              <= SDRAM Din;
         SDRAM Dout Comp
                             <= SDRAM Dout;
335
         Cache SRAMAddr Comp<= Cpu Addr Sig(15 downto 8);
336
337
338
         -- ILA outputs
```

```
339
          ila data(15 downto 0) <= Cpu Addr Sig;</pre>
340
          ila data(16)
                                  <= Cpu WR RD Sig;
341
          ila data(17)
                                   <= Cpu Rdy Sig;
342
          ila data(18)
                                   <= Cpu CS Sig;
343
          ila data(26 downto 19) <= Cpu Din Sig;
344
          ila data(30 downto 27) <= state;</pre>
345
          ila data(31)
                                   <= SDRAM MSTRB;
346
          ila data(32)
                                  <= ValidByte(to integer(unsigned(Cpu Index Sig)));</pre>
347
                                  <= DirtyByte(to integer(unsigned(Cpu Index Sig)));</pre>
          ila data(33)
                                   <= HitMiss;
348
          ila data(34)
349
          ila data(42 downto 35) <= sADD;</pre>
350
          ila data(50 downto 43) <= sDin;</pre>
351
          ila data(58 downto 51) <= sDout;</pre>
352
          ila data(74 downto 59) <= SDRAM ADD;
          ila data(82 downto 75) <= SDRAM Din;</pre>
353
354
          ila data(90 downto 83) <= SDRAM Dout;</pre>
355
          ila data(98 downto 91) <= Cpu Dout Sig;
356
          ila data(99)
                                   \leq sWen(0);
357
          ila data(107 downto 100) <= sTag(0);</pre>
358
          ila data(115 downto 108) <= sTag(1);
359
          ila data(123 downto 116) <= sTag(2);
          ila data(131 downto 124) <= sTag(3);
360
361
          ila data(139 downto 132) <= sTag(4);</pre>
362
          ila data(147 downto 140) <= sTag(5);
363
364
365
          -- Trigger
366
         ilaTrig(0) <= vioOut(0);</pre>
367
         ilaTrig(7 downto 1) <= (others => '0');
368
      end Behavioral;
369
```

```
1
     -- Company:
 3
     -- Engineer:
 4
                        12:37:55 10/22/2019
 5
     -- Create Date:
 6
     -- Design Name:
 7
     -- Module Name:
                        SDRAMController - Behavioral
 8
     -- Project Name:
 9
    -- Target Devices:
     -- Tool versions:
10
11
     -- Description:
12
13
     -- Dependencies:
14
15
     -- Revision:
     -- Revision 0.01 - File Created
16
17
     -- Additional Comments:
1 8
19
2.0
     library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
21
22
     use IEEE.NUMERIC STD.ALL;
23
24
   entity SDRAMController is
25
       Port (
26
           clk : in STD LOGIC;
27
           ADDR : in STD LOGIC VECTOR (15 downto 0);
28
           WR RD : in STD LOGIC;
29
           MEMSTRB : in STD LOGIC;
           DIN : in STD LOGIC VECTOR (7 downto 0);
30
           DOUT: out STD LOGIC VECTOR (7 downto 0)
31
32
       );
33
     end SDRAMController;
34
    architecture Behavioral of SDRAMController is
35
36
        type mem is array (6 downto 0, 31 downto 0) of std logic vector(7 downto 0);
        signal first4 : STD LOGIC VECTOR(3 downto 0);
37
38
        signal last4 : STD LOGIC VECTOR(4 downto 0);
39
        signal mem sig: mem;
40
        signal counter : integer := 0;
41
        begin
42
          process (CLK)
43
          begin
44
           if CLK'event and CLK = '0' then
45
              if counter = 0 then
46
                 for I in 0 to 6 loop
47
                    for J in 0 to 31 loop
48
                       if (J \mod 3 = 1) then
49
                          mem sig(I,J) <= "00010100"; --14
50
                       elsif (J \mod 3 = 2) then
                          mem sig(I,J) \le "10001111"; --8F
51
52
53
                          mem sig(I,J) \le "010101111"; --67
54
                       end if:
55
                    end loop;
56
                 end loop;
57
                 counter <= 1;</pre>
```

Sun Nov 03 23:42:05 2019

```
end if;
58
59
              if MEMSTRB = '1' then
60
                 if WR RD = '1' then
                    mem sig(to integer(unsigned(ADDR(15 downto 12))), to integer(unsigned(
61
     ADDR(4 downto 0)))) <= DIN;
62
                 ELSE
63
                     DOUT <= mem sig(to integer(unsigned(ADDR(15 downto 12))), to integer(</pre>
     unsigned(ADDR(4 downto 0)));
64
                 end if;
65
              end if;
           end if;
66
67
           end process;
68
     end Behavioral;
```