

Camlin		Page		
Date	1	1		

Q2. The control signal associated with operations are stored in special memory units inaccessible by the programmer as control words. · Control signals over generated by a program are similar to machine language programs.

· Micro-programmed control units is slower in speed because of the time it takes to fetch microinstruction from the control memory. Instruction Register Decodor Flags From A EU -Address Register For Control Memory Dequence Logic Clock Signal Control Read Digral Control in Signal for Control Memory Buffer Rejister generating address of nest Micro-Instruction Decoder Control signal con he within CPU or the system hus.

The micro-instruction are stored in the control memory. The address register for the control memory contains the address of the rest instruction that is to be read. I micro-instruction execution primarily involves the generation of desired control signals are signals used to determine the next micro-instruction to be executed.

Q3. There are 3 types of micro-instruction sequencing techniques named as:

1. Juno Address Fields.

Register
Address
Decoder

Memory

Control Address Aldress Control Buffer
2 Register

Flags Branch Address Multiplie

Instruction Register

Comlin Page

In the 2 address field sequencing & logic the multiplexer server as a defination destination for both address fields plus the instruction register. The multiplexer transmits either aprode or are of the address based on the address-selection input This output from multiplexer is transferred to a control address register achien subsequently decodes the next microinstructional address

The address-selection signals are provided by a branch logic module whose input consist of control unit plays plus bits from the control portion of microinstruction

Although the 2 address approach is simple it requires more leits in the microinstruction than other approaches. With some

additional logic, sowings can be achieved.

2. Single Address Field

	9	Aldre	14	•					
		De	coder						
20			/				,		
		r			_			Con	trol
		Contro	ol.		-+1	-		Add	ress
		Man	mores					Reg	ister
			Ü					9	
25									
Control	G	introl.	Add	4022			4-		
Buffer			7) (3)						
Register	- 6	Branch	Adres	M. 1+		2.1			
Flags -		Your	1	on.	Perec				
		wight							
25 Control Buffer Register Flags -	- 6	Control	ol mory Add Addres	1 Mult	iplier		6	Add	ress


Instruction

Camlin Page Date 1 1
voach, the next
s the option to runnler of oddress field is
· · · · · · · · · · · · · · · · · · ·
1
. ,
Control Address Register
i e

With single field register address app address has an address field, an instru Code and next sequential address. The address selection signal determines be selected. This approach reduces the n address fields to one, however, the or not used oftenly Voriable Format Control Menory Control Register Entire Field Branch Aldress Function Control Branch Address Flogs Multiplier

Instruction

legister



In Variable format those are 2 entirely different microinstruction formats. One-best designales which format is being used and the remaining leits are used to activate control signals. Some of the leits are used for the branch logic module, and the remaining leits are used for the branch logic module, and the remaining leits provide the address By this approach, one entire cycle is consumed with each branch microinstruction which is a disadventage. Whereas, in other approaches a address generation occurs as part of the same cycle as control signal generation, minimizery control memory.