Varun Khadayate A016, 03-11-2020

COA :
Assignment-IV

Q2 It assumes the pipeline is running desolutely smooth 9 every instruction requires escartly same time in lach functional stage of the pipeline and therefore after the first instruction, every instruction is completing its execution in escartly one clock period. However, in the practical situation, it is not the case. There are many resources battle recks 2 operational difficulties that don't allow the pipeline to aparate in ideal condition All such practical issues are resource battlenecks that make the instruction pipeline to decirate from its ideal characteristics are called as Hazards. Hozards introduce inefficiency & therefore increase the execution time of instruction in certain cases. Therefore, hazards in general degrade the instruction pipeline performance. The hazards

- Structural Hazord

- Data Hazard - Control Hazord.

Structural Hazard

structural Mazards on the hazards introduced in an instruction pipeline by wirtue of structural problems. Consider a situation where the fitch and execute stages of the pipeline are of clissimilar function duration. Such situation is called as pipeline stall which pushes the timings forward making instruction to take longer time to execute therfore degrading the performance Alternatively of the coverest instruction that is under execution requires amemory reference 2 at the same time fetch stage also requires across to the memory for fetching the peat instruction in the program. In these case both fouth a execute stage are required for the memory reference after the lusses. However, the busses can given only one of them at a time. This forces the 2 operations to be performed are after the other due to the resource fattlements on the lusses. The result is that the instruction execution takes longer time & pipelined performance is degraded.

Data Hazards are introduced into instruction pipeline due to the consecutives instruction being dependent. The 2 consecutive instructions are said to be dependent if at least one of the source or destination operand reffered in these 2 instructions are common. There are 3 types of dependencies aliserued in data

1. Read After Write [RAW] dependency: The destination aperand
of the source previous instruction is one of the source operands
in the subsequent instruction being dependent. The 2 consecutive
instruction are said to be dependent if at least one of the
source or distination aparand reffered to in these 2 instruction
are

2. Write After Read [WAR] Dependency: In this type, and of the source operands of previous instruction has stored its destination operand and of subsequent instruction. This happens because the subsequent instruction cannot petch its source operand unless the previous instruction has stored its destination operand & generally results in one clock-period stall as a subsequent instruction operand. In instruction does not lead to data hazard in instruction pipeling.

3. Write After Write [WAW] Dependency: In this, the destination operands of the premious instruction are same as distinction operands in the subsequent instruction.

These or coused due to the control transfer sencountered in the user programs. Generally coused by conditional & unconditional branch instruction & subcroutine calls in user program. Con also be caused by system events such as interrupts, exceptions & task switches. They are hazards that contribute man to pipeline stalling.

Page N		
Date		

Q1. Pipelining is process of accumulation instruction from the preprocesor or through a pipeline. It stores & executes instruction in orderly process. Also known as pipelining processing. It increases the overall instruction throughout, Pipelining is a technique where multiple instruction are overlapped during execution. Pipeline is devided into stages & these stages are connected with from one end & exit from other. In case of pipelined processor, it is possible to fotch the next instruction at some time while the prev. instruction is being executed.


I, ---> F E

I2----> F E

Pipeline Processor in CPU.

Q3. There are 3 most common shored memory multiprocessor models namely:
- UMA - NUMA

Uniform Memory Access [UMA]: In this model, all the processors share the physical memory uniformly. All the processors have equal access to all memory words. Each processor may have a private cache memory. Some rule is followed for peripheral devices when all the processors have equal access to all the peripheral devices, the system is called symmetric multiprocessor. When only a few or one processor can access peripheral device are called as assymetric processor.



Page No		
Date		

- Cache Only Memory Architecture [COMA]

This model is a special case of NUMA model, Here, all the
distributed main memory are converted to the cache
memories

	Enterconnection Network				
		4 2 1 7	Dani Jan	C. American	
Directory		Directory		Directory	
Livery Livery			1	, , , (-	
Cache		Cache		Cache	
1412		in which		A ship	
Processor		Memory		Memory	
		- W - I - MI -		, ,	

Q4. 1. MSI Protocal

This is leasic cache coherence protocal used is multiprocessor system. The letters of protocal name identify possible states in which a cache can be: Do, for each black can have one of bellowing states:

Can have one of following states:

- Modified: The belock has been modified a cache so a cache with a block in M'state has responsibility to we write

the block to backing store when it is existed.

- Shared: This block is not modified and is present in at least one cacke. The cache can evint the data without writing it to leaching store.

- Invalid: This block is invalid & must be fetched from another cache if it is the bo stood in the cache.

2. MOSI Prototocal This is an extention to MSI protocal. Itoods the following state in MSI protocol:

- Owned: It indicates that the present phoussor occurs this
block will service requests from the processor for the 3 MESI Protocal It is the most widely used Eache Kaherence Protocal, The - Modified: Calhe live is present in current cache only & is - Ecclusive: Coche line represents in current coche only 7 is - Shared: Cache line may be stored in other caches of the - Invalid: Cache line is invalid. 4. MOESI Protocal This a full cache coherence protocal that encompasses all of the possible states comonly used in other protocols The states are: - Modified: A cache line in this state holds the most recent, correct copy of the data while the copy in the main memory is incorrect und no other processor holds a copy. - Duened: Acache line in this state holds the most recent - Exclusive: A cache line in this holds the most recest, - Shared: Acache line in this state holds the most recent, correct copy of thedata - Involid: Cache line does not hold a valid copy of data.