


COMBINATIONAL SYSTEMS INTRO

If  $y$  is the same, the output will be the same

To show inputs and outputs, we have a truth table:

$y$	$f(y)$
0	0
1	0

$y$	$f(y)$
0	1
1	1

$y$	$f(y)$
0	0
1	1

or identity function.

All possible inputs: increasing period based on powers of 2.

1 var alternates every 1 input, 2nd alternates every 2 inputs, 3rd var alternates every 4 inputs . . .

→ # of input combinations:  $2^n$  ( $n = \# \text{ of variables}$ )

## Circuits

Truth Table  $\rightleftharpoons$  Equations


LOGIC GATES

- Buffer:

- Inverter / NOT:

 Propagates  
Inverts input ( $0 \rightarrow 1, 1 \rightarrow 0$ )


- AND:



a	b	f
0	0	0
1	0	0

→ n inputs

- OR:



a	b	f
0	0	0
0	1	1
1	0	1
1	1	1

Can take n inputs

- NAND: not - and: ~~OR and NOT~~ (NOT AND)



a	b	ab	$\bar{ab}$
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

$\Rightarrow$  Inverting AND output


- NOR: not - or



a	b	$a + b$	$\bar{a + b}$
0	0	0	1
0	1	1	0
1	0	1	0

$\Rightarrow$  Inverting OR output


- XOR:



a	b	$a \oplus b$
0	0	0
0	1	1
1	0	1

- o By extension, understand NXOR

- Tristate buffer:



en	a	f
0	0	disconnect
0	1	disconnect
1	0	0

Useful when driving 1 wire w/ multiple signals

↳ Only use 1 signal for driving 1 wire. This helps us control which <sup>signal</sup> ~~one~~ drives the wire.

## BOOLEAN ALGEBRA

- Know basic rules

- Tips:

o Add in terms: Use 0+1 rule ( $a\bar{a} = 0$ ,  $(a+\bar{a}) = 1$ )

o Additive distribution:  $a+bc = (a+b)(a+c)$

o De Morgan's:

$$\overline{ab} = \bar{a} + \bar{b}, \quad \overline{a+b} = \bar{a}\bar{b}$$

↳ Useful in converting AND  $\leftrightarrow$  OR

o Factoring: Use variable substitution: i.e.  $\Rightarrow X = b \oplus d$

- Literals:

↳ Help, find patterns!

$x \Rightarrow$  positive literal,  $\bar{x} \Rightarrow$  negative literal.

## CIRCUIT COST

- Rules of calculating cost

o Inversion are free if on the input

▫ Ex:  $\bar{a}$  is a cost 0,  $(\bar{a} + bcd) \Rightarrow \text{cost} \neq 0$

o Each logic gate is 1

o Each input on the logic gate is 1.  $\rightarrow$  Bigger + more gates is bad.

- Ex: //

$$f = a + \underset{①}{cd} + \underset{②}{ab} + \underset{③}{!}(\underset{④}{!(cd)} + \underset{⑤}{a})$$

①: AND gate, 2 inputs:  $1 + 2 = 3$

②: AND gate, 2 inputs:  $1 + 2 = 3$  Not

③: Not gate (1-input), AND gate (2 inputs):  $(1+1) + (1+2) = 5$

④: Not gate (1-input): 2

⑤: OR gates:  $3 + 3 + 3 + 3 = 12$

Easier way:

1. Go through each type of input gate.

$$2 \text{ input AND} = 1 + 2 = 3 \Rightarrow 3 \times$$

$$2 \text{ 1 input NOT} = 1 + 1 = 2 \Rightarrow 2 \times$$

$$2 \text{ input OR} = 1 + 2 = 3 \Rightarrow 1 \times$$

$$4 \text{ input OR} = 1 + 4 = 5 \Rightarrow 1 \times$$

2. Compute sum

$$\text{Cost} = (3 \times 3) + (2 \times 2) + 3 + 5 = 9 + 4 + 8 = 21$$

## CIRCUIT SYNTHESIS

Circuits

Sum of Product  
(SOP)

Product of Sums  
(POS)

$$f = ab + bcd + \bar{a}c$$

$$f = (a + b)(c + \bar{d})$$

## Sum of Products

1. Truth table + identify 1 and 0 in answer column.

a	b	c	f
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

2. Minterms: algebraic representation of each row.

For each row, complement variable if 0. Otherwise keep as is.

Ex: // Row 3:  $\bar{a}b\bar{c}$

Row 6:  $a\bar{b}c$


3. Add minterms that correspond to 1

$$f = \bar{a}\bar{b}c + \bar{a}b\bar{c} + abc$$

OR

$$f = \sum m(1, 2, 7) \quad \leftarrow \text{which minterms you are adding.}$$

4. Circuit:



## Product of Sums

1. Truth table + identify 1 + 0 in the function column.

2. Maxterm: algebraic expression for the row.

For each row, complement variable if its a 1.

Ex: // Row 3:  $a + \bar{b} + c \Rightarrow \text{maxterm} = \overline{m_0}$   
 Row 5:  $\bar{a} + b + \bar{c}$

3. Multiply maxterms that correspond to 0.

$$f = \prod M(0, 3, 4, 5, 6)$$

4. Circuit: OR input  $\rightarrow$  1 and.

To decide whether to use POS / SOP

count 0 in f  
count 1 in f

count 0 < count 1

Use POS

count 1 < count 0

Use SOP

SPOS vs. POS, SSOP vs. SOP

SPOS + SSOP: adding/multiplying minterms/maxterms.

Boolean Als

- ↳ Every variable included
- ↳ Expensive to implement

Simpler expression (POS, SOP): sum/product term, (no minterms/maxterms)

- ↳ Simplify → terms that may not have min/maxterms.
- ↳ Cheaper to implement.

Conversion from POS  $\leftrightarrow$  SOP:

Double De Morgan.

Ex://  $f(x, y, z) = xy + xz + yz$ . Convert to POS.

$$f(x, y, z) = \overline{\overline{xy + xz + yz}}$$

$$= \overline{(xy)(xz)(yz)}$$

$$= \overline{(x + \bar{y})(x + \bar{z})(y + \bar{z})}$$

$$= \overline{(x + \bar{x}\bar{z} + \bar{y}\bar{z} + \bar{y}\bar{z})(y + \bar{z})}$$

$$= \overline{(x(1 + \bar{z}) + \bar{y}\bar{z} + \bar{y}\bar{z})(y + \bar{z})}$$

$$= \overline{(x + \bar{y}\bar{z})(y + \bar{z})}$$

$$= \overline{(x\bar{y} + x\bar{z} + \bar{y}\bar{z})}$$

$$= (x + y)(x + z)(y + z)$$

Combine brackets  
one by one

} Simplifies to  
POS SOP before  
evaluating last negation

Trick: if function is in SPOS/SSOP, choose non-selected terms.

$$f = \sum m (1, 4, 7) = \prod M (0, 2, 3, 5, 6)$$

## NAND AND NOR CIRCUITS

AND, OR, NOT gates  $\rightarrow$  NAND, NOR gates.

To convert:

1. Equation The logic:

$$\bar{x} \cdot \bar{y} = \overline{x+y} \quad \bar{x} + \bar{y} = \overline{xy} \quad (\text{De Morgan})$$

2. Equation:

De Morgan + identity NAND + NOR

- Ex: //

$$f = (a+b+c)(a+\bar{b}+\bar{c}) \rightarrow \text{NAND/NOR}$$

1. Double D.M.


$$f = \overline{(a+b+c)(a+\bar{b}+\bar{c})}$$

2. Evaluate inner D.M.

$$f = \overbrace{\overline{(a+b+c)}}^{\text{NOR}} + \overbrace{\overline{(a+\bar{b}+\bar{c})}}^{\text{NOR}}$$

2. Circuit:

Basics: From D.M.





Simply insert inversions after/before each gate. If you add an inversion to 1 branch, do another one.

- Ex: //

1<sup>st</sup> option: Equation DDM:

$$\begin{aligned} \bar{f} &= \overline{\bar{x}_1 x_2 x_3 + \bar{x}_1 x_2 \bar{x}_3 + x_1 \bar{x}_2 \bar{x}_3 + x_1 x_2 x_3} \\ &= \overline{(\bar{x}_1 x_2 x_3)(\bar{x}_1 x_2 \bar{x}_3)(x_1 \bar{x}_2 \bar{x}_3)(x_1 x_2 x_3)} \end{aligned}$$

2<sup>nd</sup> option: circuit:



General guidelines:

1. If SOP implementation  $\rightarrow$  NAND/NOR

Negate any AND/OR  $\rightarrow$  NAND/NOR respectively. Other gate, must use double inversion for conversion. Give 2 inversions always

2. If POS implementation  $\rightarrow$  NAND/NOR  
Same advice.

## K Maps

Goal of K map: optimal function (minimal)

2, 3, 4 var K map:

1. Create truth table + identify minterms/maxterms.
2. Create a grid in the following manner.

ab	00	01	11	10
cd	00			
	01			
	11			
	10			

↳ Grey codings: only changing by 1 bit.

3. Place minterms/maxterms in grid s.t. it corresponds to codings:

↳ Ex:  $\bar{a}b\bar{c}\bar{d}$  is minterm. Place in row 1, col 2

4. Group into maximal rectangles of size  $2^n$ . Cover all terms.
  - Row, column groupings
  - Wrap around, corners!

ab	00	01	11	10
cd	1	1		1
	1	1	1	1
	1	1	1	1
	1	1	1	1

5. Create the corresponding minterm/maxterm for each group.
  - Look at which variables matter (var value is constant)
6. Combine

## 2 Tips:

1. If POS (alternative format) is needed after, simply group the non term squares.
2. If  $f(a, b, c) = \dots$  (variables):
  1. Create a code for every term (binary)
    - ↳ Ex:  $\bar{a}\bar{b}cd = 1011$
    - ↳ Ex:  $acd = 1011$  or  $1111$  (b not in it)
  2. Place terms on K map.
    - ↳ If var missing, place possible term.

Higher Order K-maps: (5-6 vars).

1. Create 2 K-maps (each of same size) with one K map as  $var1 = 0$ , and other is  $var2 = 0$ .
2. Groupings: group terms on 1 K-map + see if corresponding group on other K-map to (remove the dependence of var1). Then, create unique groupings.

Ex: //

		a = 0					
		de	bc	00	01	11	10
de	bc	00	1	1			
		01	1	1			
11							
10				1	1	1	1

		a = 1					
		de	bc	00	01	11	10
de	bc	00	1	1			
		01		1			
11							
10				1	1	1	1

$$f(a, b, c, d, e) = \bar{b}\bar{d}\bar{e} + \bar{b}c\bar{d} + \bar{b}\bar{c}\bar{e} + \bar{a}\bar{b}\bar{d} + bd\bar{e}$$

\* Functionally equivalent implementations, logically different

6 var K-maps: 4, 4-var K-maps.

Don't care:

$$f = S_{\text{pos/sop}} + D \cdot \dots \uparrow \text{Either 0/1}$$

We can use don't care to create minimal functions.

1. Try grouping terms by itself.
2. See if you can enlarge groupings by using few ~~as~~ don't cares as possible.
3. Continue.

Ex: //

cd	ab	00	01	11	10
00	x	1	1	x	
01	0	x	1	0	
11	0	0	1	0	
10	0	0	1	0	

$$\Rightarrow f = b\bar{c}\bar{d} + ab$$

↳ Cost:

$$\left. \begin{array}{l} 2 \text{ input or} = 3 \\ 2 \text{ input and} = 3 \\ 3 \text{ input or} = 4 \end{array} \right\} 10$$

Expanded version:  $f = ab + b\bar{c}$

↳ Cost: 9

Key: use don't care as sparingly as possible + do it AFTER grouping terms.

Don't care minimization results in logically/algebraically inequivalent statements but functionally equivalent.

Output sharing:

If 2 functions available, check if you can do product sharing.

1. Take function that is easier to minimize + compare w/ better function to make parallel groupings.
2. Use 1 term to do work for both functions.

Write down shared + unique terms. DO NOT OVERLAP ZEROES

## Terminology:

Completely specified

1	0	1	1
1	0	0	0
1	0	1	0
1	0	0	1

on set

$$\sum(1, 3, 5, 7)$$

Incompletely specified

0	x		
	0	1	
		x	

off set

$$\prod(1, 3, 5, 7)$$

don't care set

$$D(1, 3, 5, 7)$$

1	0	1	1
0	1	0	0
1	1	1	0
0	0	1	1

Essential prime implicant:  
Prime implicant that  
contains unique minterm.

Implicant:  
only contains 1

Prime implicant:  
Largest possible rectangle

XOR K maps:

Stripes + checkerboards!

## QUINE - MCCLUSKEY OPTIMIZATION

Useful if looking at 4 < inputs. SOP

Ex://  $f = \sum(0, 1, 4, 5, 16, 17, 21, 25, 29) \leftarrow$  5 input function.

1. Create binary representation of each minterm make table
2. Group the minterms s.t. each group has the same # of 1s:

1 1s	0	00000 ✓	3 1s	21	10101 ✓
	1	00001 ✓		25	11001 ✓
	4	00100 ✓		29	11101 ✓
	16	10000 ✓			
2 1s	5	00101 ✓			
	17	10001 ✓			

3. Take each minterm in each group + compare it to each minterm in adjacent groupings. If differ by 1 bit, then put into new table (grouped up similarly) w/ 1 bit rep'd as don't care. Check mark each minterm covered.

0, 1	0000x	✓	5, 21	x0101	✓
0, 4	00x00	✓	17, 21	10x01	✓
<u>0, 16</u>	<u>x0000</u>	✓	<u>17, 25</u>	<u>1x001</u>	✓
1, 5	00x01	✓	21, 29	1x101	✓
1, 17	x0001	✓	25, 29	11x01	✓
4, 5	0010x	✓			
16, 17	1000x	✓			

4. Repeat but only match adjacent minterms iff x's match up. Do this until you cannot match.

<del>0, 1, 4, 5, 16, 17</del>	<del>00x0x</del>
<u>0, 1, 16, 17</u>	<u>x000x</u>
<u>1, 5, 17, 21</u>	<u>x0x01</u>
<u>17, 21, 25, 29</u>	<u>1xx01</u>

w/ unsimplified P.I.

5. Create a P.I. table. Checkmark  minterms covered by each prime implicant.

	0	1	4	16	5	17	21	25	29
0, 1, 4, 5	✓	✓	✓		✓				
0, 1, 16, 17	✓	✓		✓		✓			
1, 5, 17, 21		✓			✓	✓	✓		
17, 21, 25, 29						✓	✓	✓	✓

6. Go through P.I. + remove if all minterms already covered.

↳ Which minterms are uniquely covered by the P.I.

1, 5, 17, 21 is useless

7. Function: original P.I. + convert

$$f = \bar{x}_1 \bar{x}_2 \bar{x}_4 + \bar{x}_2 \bar{x}_3 \bar{x}_4 + x_1 \bar{x}_4 x_5$$

Hilary

QM w/ don't cares: treat don't cares like minterms  
but do not include on P.I. table

Note: If we have 2 P.I. w/ everything already covered except both cover a unique minterm  $\Rightarrow$  use either one.

## MULTILEVEL CIRCUITS

Multilevel circuits ( $> 2$  gates to function output) allow us to optimize circuit:

- Product sharing: factor Boolean expression
  - Create implementation  $\Rightarrow$  NAND/NOR: create sub pos/SOP exp
  - Can use XOR: factoring

## NUMBER REPRESENTATIONS

Binary  $\longleftrightarrow$  Decimal (Dynamic range:  $[0, 2^n - 1]$ )

- Converting between different bases:

- o Base 2  $\rightarrow$  Base 16: group binary into 4 bits, cont.

$$\begin{aligned} 1100111100101_2 &= 1100111100100 \\ &= 0001\ 1001\ 1110\ 0101 \leftarrow \text{Group from front!} \\ &= 19E5_{16} \end{aligned}$$

- Base 2  $\rightarrow$  Base 8: group binary into 3 bits.

$$\begin{aligned}11001111000101_2 &= 001100111100101 \\&= 14745_8\end{aligned}$$

- How to find base of number given equation:

$$\text{Fundamental trick: } 58 = 5b + 8 \quad (\text{b is base}) \Rightarrow \begin{array}{r} 5 \\ b \\ \hline 135 \end{array} \quad \begin{array}{r} 8 \\ b^0 \\ \hline 5 \\ b^1 \\ b^2 \\ b^3 \\ b^4 \end{array}$$

Create equation + solve for b

### - Unsigned addition:

- Regular addition except might be limited by # of bits, cannot represent last carry if non-zero (overflow)

$$\begin{array}{r}
 & 1 & 0 & 1 & 0 & 1 & 0 \\
 + & 1 & 0 & 1 & 1 & 0 & 0 & 0 \\
 \hline
 & 1 & 0 & 1 & 0 & 1 & 0 & 0 \\
 \text{Result if 8 bit limit}
 \end{array}$$

### - Unsigned subtraction:

- Like regular subtraction except if non-zero borrow at end, we have unsigned underflow

$$\begin{array}{r}
 \begin{array}{r} 0110 \\ \times 101010 \\ \hline \end{array} \\
 \begin{array}{r} - 00110000 \\ \hline 0111010 \end{array} \\
 \end{array} \quad \begin{array}{r} 170 \\ 48 \\ \hline 122 \end{array}$$

### - Signed numbers: +/- numbers

#### 2's complement:

$$-48: -(00110000)$$

- Flip all bits.

$$11001111$$

- Add 1:

$$\begin{array}{r}
 11001111 \\
 + \quad \quad \quad 1 \\
 \hline
 \end{array}$$

$$(1010000) \Rightarrow 2's \text{ complement of } 48 \text{ (-48)}$$

Quicker way: find right-most 1 bit + flip all bits to left of it.

$$\text{Dynamic range: } [-2^{n-1}, 2^{n-1} - 1]$$

#### Operations:

- Addition: same but ignore carry out

- Subtraction: use 2's complement as adder
  - Ex:  $6 - 13 = 6 + (-13)$

- Overflow + underflow:

Only happens when carry in  $\neq$  carry out for last digit.

#### - Fixed point:

- Use same trick as 137:

$$0.735 \rightarrow \text{base 4:}$$

$$0.735 \times 4 = 2.94 \Rightarrow 2$$

$$0.94 \times 4 = 3.6 \Rightarrow 3$$

$$0.6 \times 4 = 2.4 \Rightarrow 2$$

$$0.4 \times 4 = 1.6 \Rightarrow 1$$


$$\begin{array}{r}
 2 \times 4^{-1} \quad 3 \times 4^{-2} \\
 \downarrow \quad \downarrow \\
 \dots 2321 \dots 4
 \end{array}$$

Hiway

## ARITHMETIC CIRCUITS


- Half adder circuit: adding 2 bits:

x	y	s	c <sub>out</sub>
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



- Full adder circuit: adding multiple digits, accounting for c<sub>in</sub>


x	y	c <sub>in</sub>	s	c <sub>out</sub>
0	0	0	0	0
0	1	0	1	0
1	0	0	1	0
1	1	0	0	1
0	0	1	1	0
0	1	1	0	1
1	0	1	0	1
1	1	1	1	1



- Full adder made of half adders:

1. HA for  $x + y \Rightarrow \text{temp sum} + \text{temp cout}_1$
2. HA for  $\text{temp sum} + c_{in} \Rightarrow \text{sum} + \text{temp cout}_2$
3. OR  $\text{temp cout}_1$  and  $\text{temp cout}_2 \Rightarrow \text{cout}$

- Ripple carry adder: adding 2 n-bit #:



- Delay: 0<sup>th</sup> bit  $\Rightarrow 1 \text{ XOR}, 1 \text{ AND}, 1 \text{ OR}$  } Assuming RCA w/ i<sup>th</sup> bit  $\Rightarrow c_{in} \Rightarrow 1 \text{ AND}, 1 \text{ OR}$  } only FA


$$\text{Total delay: } (1 \text{ XOR} + 1 \text{ AND} + 1 \text{ OR}) + (n-1) (1 \text{ AND} + 1 \text{ OR})$$

∴ If all gates have same delay:

$$\text{Delay} = 2n + 1 \Rightarrow \text{More digits} \rightarrow \text{bigger delay}$$


- Half subtractor:  $x + y \Rightarrow \text{difference} + \text{bout}$  (1 if borrow required)

x	y	d	bout
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0



- Full subtractor: incorporate borrow in ( $b_{in} = 1 \Rightarrow$  circuit is giving borrow)


x	y	bin	d	bout
0	0	0	0	0
0	1	0	1	1
1	0	0	1	0
1	1	0	0	0
0	0	1	0	0
0	1	1	1	1
1	0	1	0	1
1	1	1	1	1



◦ Very similar to full adder:



- 1: Half subtractor w/  $x + y \Rightarrow \text{tempDif} + \text{tempOut1}$
- 2: Half subtractor w/  $\text{tempDif} + \text{bin} \Rightarrow d + \text{tempOut2}$
- 3: OR of  $\text{tempOut1}$  and  $\text{tempOut2} \Rightarrow \text{bout}$

- Ripple subtractor:




◦ Delay: similar to FA ripple

- Adding + subtracting in 1 circuit: adding two's complement of y if sub



XOR: input y, iff sub=1  $\Rightarrow$  add in 1 in 1st carry in.  $\Rightarrow$  TC

- Carry lookahead adder:



$$c_{out} = c_{in}p + xy = c_{in}p + s$$


Make RCA faster: Compute  $p$  and  $s$  for all bit adders  
+ easily compute carry

Problem: need bigger gates for higher input

$$c_{13} = p_{13} c_{12} + s_{13}$$

$$= p_{13} (p_{12} c_{11} + s_{12}) + s_{13}$$

- Compromise:



Using RCA structure w/ CLA replacement for FA

- Multipliers:

Binary multiplication:


$$\begin{array}{r}
 & 1 & 1 & 1 \\
 \times & 1 & 1 & 0 \\
 \hline
 \text{partial product} \rightarrow & 0 & 0 & 0 \\
 + & 1 & 1 & 1 \\
 \hline
 & 1 & 1 & 1 & 0 \\
 + & 1 & 1 & 1 & 0 \\
 \hline
 & 1 & 0 & 1 & 0 & 0 & 0
 \end{array}$$

①: Bit multiply via AND for  $y_0$


②: Partial product add

Combo of AND + FA circuits.

General circuit block  $\Rightarrow$  single bit multiplier.



3 bit multiplier:




### COMMON CIRCUIT BLOCKS

- Comparator: equal, greater than, less than.
  - o Equality:

$$\begin{array}{cc|c}
 x & y & = \\
 0 & 0 & 1 \\
 0 & 1 & 0 \\
 1 & 0 & 0 \\
 1 & 1 & 1
 \end{array}
 \Rightarrow \text{Equality: } x \oplus y$$

Multi-bit: all bits should be equal:



o Greater than:

$a_i$	$b_i$	$a_i > b_i$
0	0	0
0	1	0
1	0	1
1	1	0


$\Rightarrow$  Greater than:  $a_i \bar{b}_i$

Multi-bit:

$137 \Rightarrow$  We know  $137 > 136$  b/c all

large significant digits are equal and one place is different ( $7 > 6$ )

$$f_{a>b} = a_{n-1} b'_{n-1} + e_{n-1} a_{n-2} b_{n-2} + \dots + e_{n-1} e_{n-2} \dots a_{0} b_{0}$$



o Less than:

$a_i$	$b_i$	$a_i < b_i$
0	0	0
0	1	1
1	0	0
1	1	0

$\Rightarrow$  Less than:  $\bar{a}_i b_i$

Multi-bit:


$136 < 137$  b/c all larger sig digits

$137 =$  are equal +  $6 < 7$ .


$\therefore$  Generally:  $e_{n-1} e_{n-2} \dots e_{i+1} \bar{a}_i b_i$

U. similar to greater than implementation

OR



- Iterative comparator: w/ larger bit, gates become larger.




$$g_i = g_{i+1} + E_{i+1} a_i \bar{b}_i$$

$$E_i = E_{i+1} \cdot a_i \oplus b_i$$


$$L_i = L_{i+1} + E_{i+1} \bar{a}_i b_i$$

- Multiplexers: if-else block:

- 2-1 multiplexer:




- 4-1 multiplexer:



- Multiplexer tree:

We can build bigger multiplexers from 2-1 multiplexers

4-1 mux out of 2-1 mux:



• Function implementation via mux

If we have a function w/  $n$  inputs, we can use a mux to make a function w/  $n-1$  inputs.

• Ex: //  $f = \bar{x}_0 x_1 + x_0 \bar{x}_1 x_2 + x_0 x_1 \bar{x}_2$

① Make a truth table:

$x_0$	$x_1$	$x_2$	$f$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

②: Divide truth tables into pieces where  $n-1$  left columns are consistent (goins to be selector!)

Number of division	$x_0$	$x_1$	$x_2$	$f$	]
①	0	0	-	0	division
②	0	-	1	1	
③	-	0	-	0	
④	-	0	1	1	

③: Compare left columns w/  $f$ . If  $f$  is same (0 throughout or 1 throughout), choose 0/1. If not, compare to right column + select  $x_2$  or  $\bar{x}_2$  to match


①:  $f=0 \Rightarrow$  input is 0 when  $x_0 x_1 = 00$

②:  $f=1 \Rightarrow$  input is 1 when  $x_0 x_1 = 01$

③:  $f=x_2 \Rightarrow$  input is  $x_2$  when  $x_0 x_1 = 10$

④:  $f=\bar{x}_2 \Rightarrow$  input is  $\bar{x}_2$  when  $x_0 x_1 = 11$

④ Construct mux:



- If we don't have big muxes, there is an alternative:

Cofactoring: group any expression in terms of  $x_i$  and  $\bar{x}_i$

- Ex: //  $f = \bar{x}_0 x_1 + x_0 \bar{x}_1 x_2 + x_0 x_1 \bar{x}_2$

①: Group  $x_0$  and  $\bar{x}_0$


$$f = \bar{x}_0 (x_1) + x_0 (\bar{x}_1 x_2 + x_1 \bar{x}_2)$$

②: Recurse + Group  $x_1$

$$f = \bar{x}_0 (x_1) + x_0 (\bar{x}_1 (x_2) + x_1 (\bar{x}_2))$$

③: Create multiplexer by working in  $\rightarrow$  out.

↳ Note the term needed when  $x_1 = 0$  ( $\bar{x}_1$ ) or  $x_1 = 1$  ( $x_1$ ). Use this as input lines.



Logic: When  $x_1$  is 0 ( $\bar{x}_1$ ),  $x_2$  is selected. When  $x_1$  is 1 ( $x_1$ ),  $\bar{x}_2$  is selected. When  $x_0 = 0$ ,  $x_1$  is selected. Otherwise  $\bar{x}_1 x_2 + x_1 \bar{x}_2$  is selected.

Order of variable groupings  $\Rightarrow$  final circuit

## DECODERS + ENCODERS

$n$  inputs  $\rightarrow 2^n$  outputs

$x_0$	$x_1$	en	$d_0$	$d_1$	$d_2$	$d_3$
x	x	0	0	0	0	0
0	0	1	1	0	0	0
0	1	1	0	0	0	0
1	0	1	0	0	1	0
1	1	1	0	0	0	1

$\Rightarrow$  Distinct codings

for each minterm.


$\hookrightarrow d_0 = m_0$

$d_1 = m_1$

Hilary


Create bigger encoders out of smaller encoders.

↳ 2 digit decoder  $\Rightarrow$  enable's second stage.



Function implementation: connect right type of minkms!

Ex:// Implement  $f(a, b) = \sum (0, 2)$



- Encoders:

Inverse of decoder:  $2^n \rightarrow n$

Problems:

1. What if  $2^n$  input = 0...0

↳ Valid signal: 0 in that case, 1 otherwise

2. What if input has multiple 1s?

↳ Only decode based on highest index element:

$d_0$	$d_1$	$d_2$	$d_3$	$x_0$	$x_1$	value
0	0	0	0	0	0	0
1	0	0	0	0	0	1
x	1	0	0	0	1	1
x	x	1	0	1	0	1
x	x	x	1	1	1	1

Note how  
coded based  $\Rightarrow$  on highest index  
priority encoder

- Demux: 1 input  $\rightarrow$  serial outputs (decoders)

↳ Decoder enable = demux input, decoder input = demux selector

## LATCHES


Storage element  $\leftarrow$  memory.

①: SR latch


②:  $\overline{S}\overline{R}$  latch

③: D Latch

①: SR Latch:




#1: Set state:  $R=0, S=1$



Trick: looked @ R and S right before + during **FIRST** switch. LOOK AT WHAT CHANGED (es., S)

#2: Reset state:  $R=1, S=0$



#3: Restricted / undesirable:  $R=1, S=1$

Different inputs based on assumption.

To account for this:


#1: Set dominated latch: cause output to be set

#2: Reset dominated latch:  $11$  reset

#3: Toggle / flip (JK latch)

$$\text{new } \rightarrow Q(t+1) = Q(t) \overline{R} + S \overline{R} \quad (\overline{R} + S \text{ are } t+1 \text{ values})$$


## ②: $\bar{S}\bar{R}$ latch




Analysis:

S	R	Q	$\bar{Q}$	Action	
1	0	0	1	Set	Opposite of LR: 0 → 1 instead of 1 → 0
0	1	1	0	Reset	
1	1	0	1	Hold after set	
1	1	1	0	Hold after reset	
0	0	?	?	Restricted	

$$Q(t+1) = Q(t)R + \bar{S}R$$



## ③: Gated D Latch



Analysis:


D	G	Q	$\bar{Q}$	Action
1	1	1	0	Set
0	0	0	1	Reset
0/1	0	Prev. Val.		Hold

$$Q(t+1) = D G + Q(t) G$$


## FLIP FLOP

Edge triggered  $\Rightarrow$

Clock:



①: Master-slave flip flop:



Behaviour: Assume  $CLK=1 \Rightarrow Y=D$

Slave latch:  $D=Y, G=0 \Rightarrow$  hold

$\hookrightarrow$  Hold:  $Q =$  whatever  $D$  right before CLK changing.


Assume  $CLK: 1 \rightarrow 0 \Rightarrow Y$  is held at  $D$  ( $Y$  has no change)

Slave:  $Q=Y$  b/c  $G$  of slave = 1

$\hookrightarrow$  Following D now!


Why "master-slave": slave latch follows master output.

\* Time diagram (positive edge triggered) \*



$\hookrightarrow$  Essentially: Whenever CLK is  $\oplus$  trigger, takes in D value prior to input.


② MSFF:



Hilary

Symbol for D-type flip flop:

① edge:



② edge:




Table:


D	$Q(t)$	$Q(t+1)$
0	0	0
0	1	0
1	0	1
1	1	1

D	$Q(t+1)$
0	0
1	1


Characteristic equation:  $Q(t+1) = D$

②: Toggle Flip Flop (TFF)

① edge



② edge:





Characteristic table:

T	$Q$	$\bar{Q}(t+1)$	T	$Q(t+1)$
0	0	0	0	$Q(t+1)$
0	1	1	OR	$Q(t+1)$
1	0	1	1	$\bar{Q}(t+1)$
1	1	0		

Characteristic equation:  $Q(t) \oplus T$

Time diagram







Toggling Q if T is 1 at positive edge.

### ③ JK Flip Flop

④ edge:




⑤ edge:



Characteristic table:

J	K	$Q(t+1)$
0	0	$Q(t)$ (hold)
0	1	0 (reset)
1	0	1 (set)
1	1	$\overline{Q(t)}$



Characteristic equation:  $Q(t+1) = \bar{J}(\bar{Q}(t)) + \bar{K}Q(t)$

- Other pins:

◦ Reset pin: forces  $Q = 0$

◦ Set pin: forces  $Q = 1$

◦ Enable pin: blocking changes based on CLK

} Synchronous: follows clk edge  
Asynchronous: happens immediately.

Hilary

- Constructing flip flops:


Convert 1 characteristic equation into another.

Ex: // Convert DFF into JKFF.

Characteristic eqn of DFF:  $Q(t+1) = D$


II of JKFF:  $Q(t+1) = J \bar{Q}(t) + \bar{K} Q(t)$

Idea: Use  $J(\bar{Q}(t)) + \bar{K} Q(t)$  as D



Note how  $Q$  is fed back into circuit!  
 ↳  $Q$  is input AND output.  
 OR use  $\bar{Q}$  as input param

- Timing param:



Tsu: setup time

↳ Time for data to stabilize before change

Time to make output stable after change.

Th: hold time

↳ Time for data to stabilize hold after change.


NOT INSTANTANEOUS

CHANGES


## REGISTERS

Register  $\leftarrow$  group of flip flops chained together w/ same clock.

Register that loads data on all active clock edge.



Register to hold + load data:




Register holds values  
if  $ld = 0$ , loads data  
if  $ld = 1$ .


When  $ld = 1 \Rightarrow \textcircled{2}$  is off,  $\textcircled{1}$  is on, so new data loads

When  $ld = 0 \Rightarrow \textcircled{2}$  is on,  $\textcircled{1}$  is off, so data held.

Shift register:



Notice  
shift!



Universal register: shift register augmented

Shift up:  $q_0 \rightarrow q_{n-1}$

Shift down:  $q_{n-1} \rightarrow q_0$

Load: \_\_\_\_\_

load	up	dn	Action
0	0	0	load
0	0	1	shift down
0	1	x	shift up
1	x	x	load

Be able to use muxs with registers to select operation.

## COUNTERS

Counter: sequence of values, move based on clock.

### ①: Asynchronous counter

Output is not synchronized to master clock (every flip flop on its own)

Ex:// 3-bit counter that goes from 0-7 + repeats.

Include signal en: 1  $\Rightarrow$  count on clock-edge, 0  $\Rightarrow$  hold

#### ①: Truth table.

Current			Next			Typical truth table for sequential Current $\rightarrow$ next	
$a_2$	$a_1$	$a_0$	$a_2$	$a_1$	$a_0$		
0	0	0	0	0	0		
0	0	1	0	1	0		
0	1	0	0	1	1		
0	1	1	1	0	0		
1	0	0	1	0	1		
1	0	1	1	0	1		
1	1	0	1	1	0		
			0	0	0		


#### ②: Bitwise analysis:

Look in order of diff.  $\Rightarrow$   
Look @ transitions


$$\begin{aligned}
 a_0: \quad a_{0\text{ next}} &= \overline{a_{0\text{ current}}} \\
 a_1: \quad a_{1\text{ next}} &= a_1 \text{ toggle based on } a_0 \xrightarrow{1 \rightarrow 0} \\
 a_2: \quad a_{2\text{ next}} &= a_2 \text{ toggle based on } a_1 \xrightarrow{1 \rightarrow 0}
 \end{aligned}$$

③ Construct circuit:

B/c toggles  $\Rightarrow$  TFF. Since  $a_n$  depends on  $a_{n-1}$  output, we will link them via clocks!



To help w/ design: [timing diagram.]



② Synchronous Counters:

All counters have same clock  $\Rightarrow$  no counter is dependent on another counter

∴ Inputs should be combinational logic of past inputs b/c past inputs not CLK.

Ex:// 3 bit binary counter:

#1:	Current			Next		
	$a_2$	$a_1$	$a_0$	$a_2$	$a_1$	$a_0$
0	0	0	0	0	0	1
0	0	1	0	0	1	0
0	1	0	0	0	1	0
1	0	1	0	1	0	0
1	0	0	1	1	0	0
1	1	0	1	0	1	1
1	1	1	0	0	0	0


Hilary

#2 Analysis:

$a_0$ : toggles,  $a_1$ : toggles if  $a_{0,c} = 1$ .

$a_2$ : toggles if both  $a_{0,c} + a_{1,c} = 1$ .

#3 Circuit:



Toggle gates:

bits are toggling

AND: we want BOTH  
bit AND en to be  
1.

EN as toggle: If en is 1,  
then a0 always toggles!

- Ex:// Binary down (3-bit) counter

#1 Truth table

$a_2$	$a_1$	$a_0$	$a_2$	$a_1$	$a_0$
1	1	1	1	1	0
1	1	0	1	0	1
1	0	1	1	0	0
1	0	0	0	1	1
0	1	1	0	1	0
0	1	0	0	0	1
0	0	1	0	0	0
0	0	0	1	1	1


#2: Analysis:

$a_0$ : Toggling always

$a_1$ : Toggling if  $a_0 = 0$

$a_2$ : Toggling if  $a_0 = a_1 = 0$ .


#3. Circuit:



• Ex:// Implement D/U counter!

↳ Create Down + up signals  $\Rightarrow$  combine + do same logic for toggling. Basically muxing.

Essentially:



• Ex:// D/U counter w/ parallel load.

Parallel load:  $Q(a_i) \oplus i_i$  (new load)

↳ Implement for each flip flop, like above.

- Symbols:

clr	load
1	1
$i_0$	$a_0$
$i_1$	$a_1$
$i_2$	$a_2$
$i_3$	$a_3$
	$\wedge$ lcnt
	clk

Table explaining operations.


Hilary

- ## - Counter modifications

1.  $0 \rightarrow n-1$  + repeat.


Do a mux/OR operation w/ start + output to reset at 0. ,

Kennings: Ex: // Θ - 9 + repats.



Starts at 2 ( $i_{0 \rightarrow 2}$ ).  
Load in when at  $stat/9$   
9 known  $\in$  comb. log<sub>2</sub>  
Cir is 1 (never set to 0).

Mathai :




Mux operation to  
rect.

Delay counter to count up.  
Equality to see if at 0.


## 2. Complex:

Ex:11 Design counter that counts  $3 \rightarrow 6 \rightarrow 0 \rightarrow 1 \rightarrow 7$

## ① State diagram:



② Encode values



③ State table:

current state			next state		
$a_2$	$a_1$	$a_0$	$a_2$	$a_1$	$a_0$
0	1	1	1	1	0
1	1	0	0	0	0
0	0	0	0	0	1
0	0	1	1	1	1
1	1	1	0	1	1

④ Add extra columns that correspond to flip flop

KEY	$a_2$	$a_1$	$a_0$	$a_2$	$a_1$	$a_0$	$d_2$	$d_1$	$d_0$	Values generated s.t.
	0	1	1	1	1	0	1	1	0	$a_2 \rightarrow a_2$ new
	1	1	0	0	0	0	0	0	0	$a_2 \rightarrow a_2$ new
	0	0	0	0	0	1	0	0	1	is correct!
	0	0	1	1	1	1	1	1	1	
	1	1	1	0	1	1	0	1	1	


⑤ Find equations for input (Karnaugh, Bool. Alg.):

$$d_2 = a_2' a_0$$

$$d_1 = a_0$$

$$d_0 = a_1' + a_2 a_0$$

⑥ Draw circuit



Not shown:  
set + reset.

Analysis:

1. Set at 0

First value after reset  
0 0 1

↓ 1 1 1  
↓ 0 1 1  
↓ 1 1 0  
↓ 0 0 0  
↓ 0 0 1


Find out sequence!

Use OL

to find next #  $\Rightarrow$  continue until repeat.

## SEQUENTIAL CIRCUITS

### Mealy state diagram




Input:  $X$   
Output:  $Z$

Output shown as  $\dots / \text{output-bit}$  (in state/transiton)

Output:  $f(\text{state}, \text{input})$

### Moore state diagram




Inputs:  $X, Y$

Output:  $f(\text{state})$

### State table:


Current	Next State	Output	Mealy / Moore
Input = ...	Input = ...	(Input = ... Input ...)	
Fill out based on $\Rightarrow$ state diagram			



- Sequential circuit analysis:

1. Identify flip flops = tell w/ number of states ( $\# = 2^n$ )
2. Understand circuit output + equations
3. ~~del~~ Next state logic
4. State diagram/table
5. Remove unnecessary things.

o Ex: //



1. 2 Flip flops  $\Rightarrow$  4 states (00, 01, 10, 11)  
2 inputs (a, b), 1 output (z)
2. Output logic:  $z = q_1$
3. NSL:

$$j_0 = ab$$

$$k_0 = \bar{a} \bar{b}$$

$$t_0 = a \oplus b \oplus q_1 \oplus q_0$$

4. State diagram/table: look @ behaviour of toggle/JK

Current state:

$q_1, q_0$	$ab = 00$	$ab = 01$	$ab = 10$	$ab = 11$
0 0	0	1	0	1
0 1	1	0	1	0
1 0	1	0	1	0
1 1	0	1	0	1

Based  
on  
circuit  
+ equations.


Current

$q_1, q_0$	$ab = 00$	$ab = 01$	$ab = 10$	$ab = 11$
0 0	01	00	00	10
0 1	01	00	00	10
1 0	01	00	00	10
1 1	01	00	00	10

Current

$q_1, q_0$	$ab = 00$	$ab = 01$	$ab = 10$	$ab = 11$
0 0	00	10	01	10
0 1	10	01	11	01
1 0	00	10	01	10
1 1	10	01	11	01

Next state ( $q_1, q_0$ )



- Sequential circuit design:

1. Understand verbal description of problem

2. Create a state diagram

↳ States

↳ Transitions between states

↳ Output logic

3. State reduction: redundant states  $\rightarrow$  simpler diagram

4. Encode states

5. Select flip flop to store information. # flip flops = # of encode bits

6. Output + next state logic

7. Draw the circuit.

Ex: // Input + output z. x changes between clock edges  
If 101 detected, circuit outputs 1, else it outputs 0.

①: States: start off w/ state w/ no input



Transitions:

$S_0 : 0 \Rightarrow$  remain in  $S_0$

$S_1 : 1 \Rightarrow$  stay in  $S_1$  b/c seen 1


$S_2 : 0 \Rightarrow$  breaks pattern, return to  $S_0$

$1 \Rightarrow$  go to  $S_1$  b/c starting next pattern

Account for every input in each state.

Output:

$0 \Rightarrow$  if not 1.  $1 \Rightarrow S_2$  gets a 1.



Hilary

②: Encode states:

$$S_0 = 00, S_1 = 01, S_2 = 10$$

State table:

Current State	Next State	Output
$x$	$x=0 \quad x=1$	$x=0 \quad x=1$
00	00 01	0 0
01	10 01	0 0
10	00 01	0 1

\* 11 is a don't care! \*



③: Flip flops:

Current State	Next State	DFF ( $d_1, d_0$ )
$x=0 \quad x=1$	$x=0 \quad x=1$	$x=0 \quad x=1$
00	00 01	00 01
01	10 01	10 01
10	00 01	00 01

$$d_1 = \bar{x}q_0, \quad d_0 = x$$


Current State	Next State	TFF ( $t_1, t_0$ )
$x=0 \quad x=1$	$x=0 \quad x=1$	$x=0 \quad x=1$
00	00 01	00 01
01	10 01	11 00
10	00 01	10 11

$$d_1 = q_1 + \bar{x}q_0 \quad d_0 = \bar{x}q_0 + x\bar{q}_0 = x \oplus q_0$$




Refer to txfblk  
for JKFF implementation


- Same example in Moore states:



Additional state needed vs. Mealy. Timing diagram makes more sense:



- Ex: // Mealy state diagram w/ 1 input  $x$  + 1 output  $z$ .  $x$  changes between clock edges.  $z=1 \Rightarrow$  2 of last 3 inputs are 1.



- Ex: // Consider the equations below. Make STD

$$\textcircled{1}: z[n+1] = (x[n] \oplus y[n]) \cdot v[n]$$

$$\textcircled{2}: y[n+1] = x[n], y[n]$$

$$\textcircled{3}: z[n] = x[n] + y[n]$$

Hilary

- ①: State machine: presence of  $y(n+1)$  and  $x(n+1)$
- ②: States:  $x$  and  $y$  ( $n \rightarrow n+1$ ) are outputs of NSL, inputs to FF
- ③: Input is  $v(n) \Rightarrow$  no eqn. defining
- ④: Moore machine: only dependent on  $x, y$

- ⑤: ①: Truth table for NSL:

	$x(n)$	$y(n)$	$v(n)$	$x(n+1)$	$y(n+1)$
②	A	0	0	0	0
		0	0	0	0
	B	0	1	0	0
		0	1	1	0
③	C	1	0	0	0
		1	0	1	0
	D	1	1	0	01
		1	1	0	1


- ②: Fundamental realization:

$x$  and  $y$  are encodings of state!

$\therefore$  4 possible states: 00, 01, 10, 11

Group into states

- ③: STD:



- State reduction:

Equivalent states:

1. For all inputs, states give same output
2. For all inputs, states give same next states.

• Ex: //

Current State	Next State	State	Output
$s_0$	$s_3$	$s_2$	$a=0 \ a=1$
$s_1$	$s_0$	$s_4$	$1 \ 1$
$\Rightarrow s_2$	$s_3$	$s_0$	$0 \ 0$
$s_3$	$s_1$	$s_3$	$1 \ 1$
$\Rightarrow s_4$	$s_2$	$s_1$	$0 \ 0$

① Implication:

How do I create:


$s_1$	$x$		
$s_2$	$\checkmark$	$x$	
$s_3$	$x$	$(s_0, s_1) x$ $(s_0, s_3) x$	$x$
$s_4$	$x$	$(s_0, s_2) x$	$(s_1, s_2) x$ $(s_3, s_1) x$
$s_0$	$s_1$	$s_2$	$s_3$

- ① Visualize full matrix
- ② Took out diagonal

1. Which states are def. not equivalent
  - ↳ Compare output.
2. Which states are def. equivalent
  - ↳ Look @ remaining states + look at NSL + ~~outputs~~
  - ↳ If  $s_i \rightarrow s_j + s_j \rightarrow s_i$  for an input, that is OK.
3. Which states are condit. equivalent
  - ↳ Look @ remaining states + determine what state need to be equal for  $s_i = s_j$
4. Look @ conditional states + determine equality by looking at state pairs in diagram

②: Merge diagram:

- ①: Draw all states:



- ②: Draw edge, based on implication (equal)

- ③: Merge cliques (state groups connect to each other)

↳ Can include states that we are not totally sure about (A9, Q4)!

- State encoding:

①: Minimum # of flip flops  $\Leftarrow$  minimum bits.

Take state + encode in binary.

$\therefore$  SM w/ 7 states  $\Rightarrow$  7 states requires 3 bits

Encode all states w/ 3 bits.

②: Output encoding:

Encoding of state = output (ex: // counters)

1) States + corresponding output

States	A	B	C	D
$S_0$	0	0	0	0
$S_1$	0	0	0	0
$S_2$	0	1	0	0
$S_3$	1	0	0	0
$S_4$	1	0	0	1
$S_5$	1	0	1	0
$S_6$	1	0	1	1

We could use 4 flip flops (1 flip flop for each output)


↪ Prob:  $S_0$  and  $S_1$  have same encodings  $\Rightarrow$  bad for NSL.

2) Increase complexity to prevent equivalent encodings.

↪ Introduce 5<sup>th</sup> flip flop to distinguish  $S_0 + S_1$ .

	E
$S_0$	0
$S_1$	1
	x
	x

Circuit implementation:



### ③: One-hot encodings (DFF)

$S_0$	000001	$S_7$	001000	} Notice that $i^{\text{th}}$ bit of $S_i = 1$
$S_1$	000010	$S_6$	010000	
$S_2$	000100	$S_5$	100000	

Requires 1 flip flop for every state!

Ex://

C.S.	N.S		Output	
	$a=0$	$a=1$	$a=0$	$a=1$
000	100	001	1	1
010	001	010	0	0
100	010	000	1	0

Trick to  
making NSL + OL  
from STD directly.

V. simple to find NSL:

$$q_0 = \bar{a}c_1 + a c_0$$

$$q_1 = \bar{a}c_2 + a c_1$$

$$q_2 = \bar{a}c_0 + a c_2$$

Look @ 1's! So into  
that state


V. simple output logic:

$$Z = c_0 + \bar{a}c_2 \Rightarrow \text{Considered 1s}$$


3. Code up via  
repping states  
w/ state bits.

## ALGORITHMIC STATE MACHINES

ASM = alternatives to STD



1. State box: state bubble in STD




a) 1


b) Depends only on state

History

## 2. Decision box





## 3. Conditional output box:



Applying same rules as Sequential circuit design  $\rightarrow$  ASM

- Ex:// Convert STD  $\rightarrow$  ASM




Can only have 1 input to state  $\Rightarrow$  combine signals.



1. Draw states
2. Look @ how to get out of state  $\leftarrow$  based on variables  
 $\hookrightarrow$  Decision boxes
3. If output  $\leftarrow$  transition, use conditional output box.

- Hardware implementation of ASM:



- Ex:// Convert prev. ASM into hardware

