COMPUTER STRUCTURE

BACHELOR IN COMPUTER SCIENCE AND ENGINEERING
DUAL BACHELOR IN COMPUTER SCIENCE AND
ENGINEERING AND BUSINESS ADMINISTRATION
BACHELOR IN APPLIED MATHEMATICS AND COMPUTING



Assignment 2 Introduction to microprogramming

Course 2021/2022

Version 2.5



Content

Objectives of the practice	
Exercise 1	
Exercise 2	
Submission procedure	9
Important aspects to keep in mind	10
General rules	
Source code considerations	10
Report	11
Scoring	12
Appendix 1: Storing a checkpoint with WepSIM	13

Goals of the practice

The **main goal** of this assignment is to learn how to design an instruction set for a computer.

The main knowledge that will be practiced are those of microprogramming, assembly programming and information representation. You will also learn to evaluate different design alternatives and to work in a group.

For the development of the assignment, it is necessary to review the following concepts:

- The representation of integers, strings, etc.
- The main aspects of assembly language.
- The instruction format and the addressing modes.
- The operation of a processor, including the execution stages, microprogramming, etc.

The student **will use** the WepSIM simulator to be able to exercise in an interactive way the concepts and knowledge indicated above, thus completing the exercises of the subject and also improving the knowledge of the overall functioning of a computer.

The simulator is available in https://wepsim.github.io/wepsim and the initial documentation is accessible from https://wepsim.github.io.



Exercise 1

The company we work for require us to **design, implement and test** an instruction set similar to the ARM processor one for the WepSIM simulator indicated in Table 1.

Instruction	Format	Associated functionality	Status Reg.
mov R _{RE1} , U32	CO (31-26): 010010 R _{RE1} (20-16) U32 (63-32)	BR[R _{RE1}] ← U32	Not updated
str R _{RE1} , (R _{RE2})	CO (31-26): 010000 R _{RE1} (25-21) R _{RE2} (15-11)	$Memory[R_{RE2}] \leftarrow BR[R_{RE1}]$	Not updated
Idr R _{RE1} , (R _{RE2})	CO (31-26): 010011 R _{RE1} (25-21) R _{RE2} (15-11)	$BR[R_{RE1}] \leftarrow Memory[R_{RE2}]$	Not updated
adds R _{RE1} , R _{RE2} , R _{RE3}	CO (31-26): 011000 R _{RE1} (25-21) R _{RE2} (20-16) R _{RE3} (15-11)	$BR[R_{RE1}] \leftarrow BR[R_{RE2}] + BR[R_{RE3}]$	Updated
adds R _{RE1} , R _{RE2} , S16	CO (31-26): 011010 R _{RE1} (25-21) R _{RE2} (20-16) S16 (15-0)	$BR[R_{RE1}] \leftarrow BR[R_{RE2}] + S16$	Updated
mvns R _{RE1} , R _{RE2}	CO (31-26): 011011 R _{RE1} (25-21) R _{RE2} (15-11)	$BR[R_{RE1}] \leftarrow NOT_{bitwise} BR[R_{RE2}]$	Updated
cmp R _{RE1} , R _{RE2}	CO (31-26): 010110 R _{RE1} (25-21) R _{RE2} (15-11)	BR[R _{RE1}] - BR[R _{RE2}]	Updated
beq S16	CO (31-26): 110100 S16 (15-0)	IF (bit Z of APRSR is equals to 1): PC ← PC + S16	Not updated
bl U16	CO (31-26): 100001 U16 (15-0)	BR[LR] ← PC PC ← U16	Not updated
bx R _{RE}	CO (31-26): 100010 R _{RE} (20-16)	$PC \leftarrow BR[R_{RE}]$	Not updated
halt	CO (31-26): 100011	PC ← 0x00 SP ← 0x00	Not updated

Table 1.- ARM Instruction Set

All instructions will be encoded using 32 bits (except "mov" which is encoded in 64 bits). The NOT_{bitwise} operation indicates a bitwise logical NOT operation on the value (one's complement of the value).

The notation used in Table 1 for immediate values is as follows:

- U32 refers to a 32-bit unsigned integer.
- U16 refers to a 16-bit unsigned integer.
- \$16 refers to a 16-bit signed integer in two's complement.

• \$10 refers to a 10-bit signed integer value in two's complement.

For the values "S16/S10" you must perform a sign extension while in the "U16" no sign extension is done (it is filled with zeros on the left, on the most significant part).

MEMORY[R] refers to the contents of the memory position whose address is stored in the R register.

The notation used in Table 1 for registers is as follows:

- RRE* will be used to denote the general-purpose registers of ARM, which in this 32-bit version are 32 registers of 32-bit.
- BR will be used to reference the register file.
- PC will be used to reference the PC register (Program Counter).
- APSR will be used to reference the SR register (Status Register).
- BR[RRE1] shall be used to indicate the contents of the RRE1 register.

The integers stored in registers are 32 bits using two's complement.

The following is the mapping between ARM registers and WepSIM registers. This mapping must be indicated in the register section of the microcode.

ARM Registers	WepSIM Register	Meaning
\$R0	R0	Contains a zero
\$R1 \$R12	R1 R12	General Purpose Registers
\$SP	R13	Stack Pointer (\$sp in MIPS)
\$LR	R14	Link Register (\$ra in MIPS)

Table 2.- ARM registers mapping

Each register has a name, which is indicated in the 'ARM registers' column of Table 2. There are 4 registers of special interest:

- The stack pointer register or \$SP register is the R13 on the WepSIM elementary processor.
- The return address register (\$LR) is the R14 register in the elementary processor.
- The \$PC register or program counter is the PC register of the elementary processor.
- The status register (\$APSR) is the SR register on the WepSIM processor.

When invoking a function, consider for this assignment the following:

- Parameter passing: To pass parameters to a function in the ARM assembly, the \$R1...\$R4 registers are used (they have similar functionality to the \$a0...\$a3 registers in MIPS). In case of passing more than 4 arguments to a function, from the fifth to the last arguments should be passed using the stack.
- For return of value: To return a result, the \$R5 and \$R6 registers are used (equivalent to \$v0 and \$v1 in MIPS).
- Consider that a function must preserve the values of all registers (\$R1 ... \$R12) that it modifies.



A valid implementation that minimizes the number of clock cycles will be considered positively. Please justify briefly in the report the design decisions that have been made to achieve it.

The results of this exercise are related to the design and implementation of the microcode and will be both indicated in the corresponding part of the report and in the file associated with the requested functionality.

The section in the report for Exercise 1 should contain:

• A table with four columns. The first column includes the name of the instruction, the second the design of the instructions requested in RT language (transfer between registers language). In this second column it is necessary to indicate, for each cycle, the elementary operations of transfer between registers, necessary for the execution of the instruction. The third column includes the control signals to be activated in each cycle of each instruction. The fourth includes the design decisions you have made for this instruction. This table will have as many rows as instructions have been requested in the statement.

The file with the requested functionality is:

e1_checkpoint.txt:

A *checkpoint* containing the microcode of the requested instructions (see Appendix 1).

You only have to include the correct microcode for the requested instructions (without <u>fetch</u>, and without register section) according to the given requirements and being in the correct format for the WepSIM simulator.



Exercise 2

To test the instructions, you can code the programs you deem appropriate. However, the company requests us, in order to make a demonstration, to carry out a program in assembler, which uses the set of ARM instructions ordered in Exercise 1, so that this program also allows to ensure compliance with the requirements requested (functionality described in Exercise 1).

The program to be implemented, using the ARM instructions designed in the previous section, will have the same functionality as the following program written in the MIPS32 assembler:

```
.data
   vector: .word 1, 2, 3, 4, 5, 6, 7, 8, 9, 10
.text
sumav: # push $a0 and $a1
         addi $sp $sp -8
         sw $a0 4($sp)
         sw $a1 0($sp)
       \# $v0 = sum of the vector elements
         li $v0 0
     b1: beq $a0 $0 f1
         lw $t0 ($a1)
         add $v0 $v0 $t0
         addi $a1 $a1 4
         addi $a0 $a0 -1
         b b1
       # pop $a1 and $a0
    f1: lw $a1 0($sp)
         lw $a0 4($sp)
         addi $sp $sp 8
       # return
         jr $ra
main: # call sumav function
        li $a0 10
        la $a1 vector
        jal sumav
      # halt execution
        li $v0 10
        syscall
```

This program has a **sumav** function that receives two arguments and in the following order: the number of elements of an integer vector and the starting address of that integer vector. The function returns in \$v0 the sum of the numbers contained in the vector passed as argument. There is also a **main** function that is responsible for calling

the **sumav** function and ends the program. Note that the register to be used in the parameter passing convention for the ARM is the one described on page 5 of this statement.

The results of this exercise must be indicated both in the part of the report corresponding to this exercise and in the file with the source code associated with the requested functionality.

The section of the report for Exercise 2 should contain:

After implementing the requested program in the ARM instructions for Exercise 1
with the same names for the functions and vector as the MIPS32 program, you have
to compare both instruction sets indicating: differences in the types of instructions,
advantages and disadvantages that each of these instruction sets (ARM vs. MIPS).

The file with the requested functionality is:

• e2_checkpoint.txt:

You have to save a checkpoint containing the program **in assembly** for the test requested in exercise 2 **including the microcode of exercise 1 with fetch and register section,** according to the requirements given and being in the correct format for the WepSIM simulator.

Appendix 1 summarizes the steps to save a *checkpoint*.



Submission procedure

The delivery of assignment 2 will be done electronically through Aula Global, for which two links associated with said practice will be enabled. The assignment can be done in groups of up to two students.

The deadline for delivery is **December 5**th, **2021 at 23:50 (Aula Global)**.

The content of this submission is the one evaluated. Please review (all members of the team) your files before submitting them.

To be submitted:

Two links will be used. A deliverer is enabled to deliver memory via turnitin. A file must be delivered in PDF format with the name AAA_BBB. pdf where AA and BBB are the NIAs of the members of the group. **Report can only be delivered once via turnitin.**

The other link will be used to submit all in a single compressed file in .**zip** format with the name AAA_BBB.zip where AAA and BBB are the NIA of the members of the group.

The **zip** file should contain only the following files (without subdirectories):

- e1_checkpoint.txt
- e2_checkpoint.txt
- report.pdf
- authors.txt

Where the file "authors.txt" will contain one line per author with <u>only</u> its corresponding NIA.

All files will be ASCII type text except for the report that will be in PDF format. The report is the same as that delivered through the Turnitin deliverer enabled for the delivery of the memory only. Check that you have used each deliverer correctly to prevent the delivery from being null (and therefore of equal value as not having delivered it).

It is possible to deliver as many times as you want within the given time frame **the zip file**, the only recorded version of your practice is the last one delivered. The content of this latest submission is the one evaluated.



Important aspects to keep in mind

It must carefully check that all the requirements indicated in the statement are met. It is recommended from the statement to generate a checklist that helps the team to review everything.

It is important to remember that the name of the functions/subroutines, files, etc. must be those indicated in this statement. Not respecting these names will mean a zero of note in the corresponding section so it is recommended to add to the list of checks of the names.

General rules

- 1) Submission will be made through the authorized deliverers. Delivery via email is not allowed.
- 2) Submission will be made within the period given by the deliverers. It is possible that for a Aula Global deliverer the end of the deadline for a delivery at 24:00 ends 10 minutes earlier. Review Aula Global support to confirm the deadline.
- 3) Particular attention will be paid to detecting functionalities copied between assignment. In case of detecting plagiarism between two assignments (or reports), all the team involved (copied and copiers) will obtain a rating of 0 (zero), and a plagiarism file can be opened depending on the severity. The copying of portions of the Internet or practices of other courses is also considered a plagiarism, and all team involved may be issued.

Source code considerations

- 1) It will be valued that a valid implementation has been made that minimizes the number of clock cycles.
- 2) A program not properly commented on will obtain a rating of 0. Comments should seek to describe the steps that are intended to be implemented before the block of code that implements it.
- 3) Keep in mind that a program that compiles correctly is no guarantee that it will work correctly. Therefore, you will have to carry out those tests that guarantee the correct functioning of the practice.
- 4) The source code submitted must **not print messages** on the screen or contain any additional code used for diagnostics other than that **described in the** statement.
- 5) All exercises must always work with the version of the WepSIM simulator given in the URL: https://wepsim.github.io/wepsim/



Report

- 1) The extension of the report must not exceed 12 pages (cover page and index included).
- 2) It will be delivered in PDF format with selectable text (it must allow turnitin to perform the copy control in memory).
- 3) The report (a single document) must contain at least the following sections:
 - Cover where the authors appear (including full name, NIA and group of each author), degree, subject and practice.
 - Table of Contents.
 - Section for exercise 1 where the request for that exercise is included.
 - Section for exercise 2 where the request for that exercise is included.
 - Conclusions and problems found. Include a summary of the number of hours allocated to the practice.

NOTE: DO NOT NEGLECT THE QUALITY OF THE MEMORY OF YOUR PRACTICE.

Passing the report is as essential to approve the practice, as the correct functioning of the practice. If, when evaluating the memory of your practice, it is considered that it does not reach the minimum admissible, your practice will be suspended.

Scoring

The score of the practice will be distributed between the code and memory delivered as follows:

- Microcode and code (7 points)
- Report (3 points)



VERY IMPORTANT:

- 1. Although the score can be divided into sections, the correction of the assignment will be carried out at a global level, that is, this includes:
 - a. If an exercise is not delivered the grade of the entire assignment will be zero.
 - b. If a serious misconception is detected in practice (in any section of any exercise), the overall assessment of the entire practice will be zero points (0 points).
- 2. Checks will be carried out to avoid full or partial plagiarism in delivered work, i.e. this includes:
 - a. In case of finding common implementations in two practices (or similar contents in the memory), both will obtain a grade of 0.
 - b. If un-referenced snippets of code obtained directly from the Internet are found, the assignment will have a rating of zero.
- 3. You must respect the format and names requested, this includes:
 - a. It is essential to respect the name and format of the files since otherwise it will mean a note of 0 (zero). This includes not respecting lowercase letters, delivering a .rar instead of .zip, a .docx instead of pdf (not worth renaming), etc.
 - b. The text of the file with the report (report.pdf) must be selectable and copyable. That is, if a PDF file is generated based on one image per page (to avoid its treatment by copy control tools) then the rating will be a zero for the whole assignment.



Appendix 1: Storing a checkpoint with WepSIM

WepSIM enables to store the entire work session in a single file (it is called *checkpoint*). This session can include the requested microcode, assembly code, states at different execution points, and a recording of the work session. In this way it is more agile to continue the work or share this work among members of the practice group.

Below are the steps to save a *checkpoint*.

Save a checkpoint



