```
1
2
    -- Title : ID_EX_tb

-- Design : ID_EX

-- Author : Aaron Lin and Hang Chen

-- Company : Stony Brook University
3
4
5
7
     ______
8
9
10
    -- File : c:\my_designs\ID_EX\ID_EX\src\ID_EX_tb.vhd
    -- Generated : Fri May 1 13:48:43 2020
11
    -- From : interface description file
-- By : Itf2Vhdl ver. 1.22
12
13
14
15
     ______
16
17
    -- Description : Testbench for the ID/EX register for storing the W EN
    signal, registers A, B, C, and D, the data of
18
    -- registers A, B, and C, and ALUop. Checks if the correct value is
    outputted from the register each clock cycle.
19
     ______
20
21
    library work;
22
    use work.all;
23
    library IEEE;
24
    use IEEE.std logic 1164.all;
    use IEEE.NUMERIC STD.all;
25
26
27
    entity ID_EX_tb is
28
    end ID EX tb;
29
30
     --}} End of automatically maintained section
31
32
    architecture ID_EX_tb of ID_EX_tb is
     signal CLK, I_W_EN, O_W_EN : std_logic;
33
    signal I_regA, T_regB, T_regC, I_regD, O_regA, O_regB, O_regC, O_regD:
34
    std logic vector(4 downto 0);
35
    signal I ALUop, 0 ALUop : std logic vector(19 downto 0);
    signal I regA Data, I regB Data, I regC Data, O regA Data, O regB Data,
36
    0 regC Data : std logic vector(127 downto 0);
37
    constant period : time := 20ns;
38
    begin
39
40
        uut : entity ID EX port map (CLK => CLK, I_W_EN => I_W_EN, O_W_EN =>
    O W EN,
             I regA => I regA, I regB => I_regB, I_regC => I_regC, I_regD =>
41
     I_regD,
            0 \text{ regA} \Rightarrow 0 \text{ regA}, 0 \text{ regB} \Rightarrow 0 \text{ regB}, 0 \text{ regC} \Rightarrow 0 \text{ regC}, 0 \text{ regD} \Rightarrow
42
    0 regD, I ALUop => I ALUop, 0 ALUop => 0 ALUop,
43
             I regA Data => I regA Data, I regB Data => I regB Data,
    I regC Data => I regC Data,
44
            0 regA Data => 0 regA Data, 0 regB Data => 0 regB Data,
    0 regC Data => 0 regC Data);
```

```
45
46
          clk process : process
47
          begin
48
              CLK <= '0';
              wait for period/2;
49
50
              CLK <= '1';
51
              wait for period/2;
52
          end process;
53
54
          tb : process
55
          begin
56
              wait for period/2;
57
58
              I W EN <= '1';
59
              I regA <= (others => '1');
60
              I_regB <= (3 downto 0 => '1', others => '0');
              I regC <= (2 downto 0 => '1', others => '0');
61
              I regD <= (others => '0');
62
63
              I_ALUop \ll (0 \Rightarrow '1', others \Rightarrow '0');
              I regA_Data <= (1 => '1', others => '0');
64
              I reqB Data <= (2 => '1', others => '0');
65
66
              I regC Data <= (3 => '1', others => '0');
67
              wait for period;
68
69
              I W EN <= '0':
70
              I_regA \ll (3 downto 0 \Rightarrow '1', others \Rightarrow '0');
              I regB <= (2 downto 0 => '1', others => '0');
71
72
              I regC <= (others => '0');
73
              I reqD <= (others => '1');
              I_ALUop <= (1 => '1', others => '0');
74
              I_regA_Data <= (4 => '1', others => '0');
I_regB_Data <= (1 downto 0 => '1', others => '0');
75
76
77
              I regC Data \leftarrow (2 downto 0 \rightarrow '1', others \rightarrow '0');
78
              wait for period;
79
80
              I W EN <= '1';
81
              I regA <= (2 downto 0 => '1', others => '0');
82
              I_regB <= (others => '0');
              I regC <= (others => '1');
83
84
              I_regD <= (3 downto 0 => '1', others => '0');
85
              I ALUop <= (2 => '1', others => '0');
86
              I regA Data <= (3 downto 0 => '1', others => '0');
              I regB Data <= (4 \text{ downto } 0 \Rightarrow '1', \text{ others } \Rightarrow '0');
87
88
              I regC Data <= (2 downto 1 => '1', others => '0');
89
              wait for period;
90
91
              I W EN <= '0':
92
              I_regA <= (others => '0');
93
              I regB <= (others => '1');
              I_regC <= (3 downto 0 => '1', others => '0');
94
              I reqD <= (2 downto 0 => '1', others => '0');
95
96
              I ALUop <= (3 => '1', others => '0');
97
              I regA Data <= (3 downto 2 => '1', others => '0');
              I_regB_Data <= (4 downto 3 => '1', others => '0');
98
99
              I_regC_Data <= (others => '0');
100
              wait for period;
101
```

```
File: C:/my_designs/ESE_345/ID_EX/ID_EX/src/ID_EX_tb.vhd (/ID_EX_tb)
```

```
102 wait;
103
104 end process;
105
106 end ID_EX_tb;
107
```

- 3 -