


Project Report : Waveform Analysis

This report will be explaining about the results of the testbenches run for each of the components of the 4-Stage Pipelined Multimedia Unit. The sections are broken up into parts depending on which stage of the pipeline the component belongs to.

IF Stage :


Program Counter: The program counter is increased by 1 at rising edge of the clock




Program Adder: The value of PC is added by 1



Instruction Buffer: The signal under CLK stores the instruction from the text file. There is also an output instruction signal that is passed to the next stage for decoding.




Final Waveform of IF stage:



IF/ID Register :

At the rising edge of the clock, the IF/ID pipeline register takes the input (I_Instruction as shown in the waveform) from the IF stage and passes the data (O_Instruction as shown in the waveform) to the ID stage. Notice that I_instruction and O_instruction are the same.



ID Stage :

RegisterFile: W_EN shows whether data need to be written into the register file.

I_regA, I_regB, and I_regC indicate which registers need to be read

O_regA, O_regB and O_regC contains the data in each of the respective registers above

I_regD indicate the register that need to be written

I_Datain contains the data need to be written into the register

[illegible]


RegisterControlUnit: Instruction1 is the msb 2 bits of the Instruction, and Instruction2 is the opcode bits. With these two, the Control Unit determines if W_EN needs to be asserted, and if the selector bit register_Mux should be asserted. Asserted register_Mux means the instruction is ldi and the register to read from is rd. Asserted W_EN means there is a register to write to.

Signal name		Value	16	24	32	40	48	56	64	72	80	88	96	ns
<input type="checkbox"/>	CLK	0 to 1												
<input type="checkbox"/>	W_EN	0												
<input type="checkbox"/>	register_Mux	0												
<input checked="" type="checkbox"/>	Instruction1	3												
<input checked="" type="checkbox"/>	Instruction2	B												

RegisterMux: As can be seen the Output of the register mux is selected based on the selector. When selector is 0, output will have the same value as Input0. Similarly, when selector is 1, output will have the same value as Input1.

Signal name		Value	0	8	16	24	32	40	48	56	64	72	80	ns
	Selector	1												
	Input0	02												
	Input1	0F												
	Output	0F												

ID/EX Register : Relevant signals are passed from ID stage to EX stage via this register. At the rising edge of the clock, the ID/EX pipeline register takes the inputs (I_W_EN, I_regA, I_regB, I_regC, I_regD, I_ALUop, I_regA_Data, I_regB_Data and I_regC_Data as shown in the waveform) from the ID stage and pass these data(O_W_EN, O_regA, O_regB, O_regC, O_regD, O_ALUop, O_regA_Data, O_regB_Data and O_regC_Data as shown in the waveform) it to the EX stage. As can be seen the data coming out from the register are the same as the data coming into the register.



EX Stage :

LDI: ALUop holds the index of register and the value to be loaded into regA_Data. As can be seen, the Res signal holds the new value combining ALUop and regA_Data.

[illegible]

R4 Instructions :

Signed Integer Multiply-Add Low with Saturation : The low 16 bits of each word in regB and regC are multiplied and added into corresponding 32 bit regA.

$$((-1) * (-1)) + \text{max positive} = \text{max positive}, \quad (1 * -1) + \text{max negative} = \text{max negative}$$

$$(3 * 3) + 0 = 9, \quad ((-3) * 3) + 0 = -9$$

[illegible]

Signed Integer Multiply-Add High with Saturation: The high 16 bits of each word in regB and regC are multiplied and added into corresponding 32 bit regA.

$$((-1) * (-1)) + \text{max positive} = \text{max positive}, \quad (1 * -1) + \text{max negative} = \text{max negative}$$

$$(3 * 3) + 0 = 9, \quad ((-3) * 3) + 0 = -9$$

[illegible]

Max negative - $((-1) * (-1)) = \text{max negative}$, max positive - $((-1) * 1) = \text{max positive}$
 $0 - (3 * 3) = -9$, $0 - (3 * (-3)) = 9$

[illegible]

Max negative - $((-1) * (-1)) = \text{max negative}$, max positive - $((-1) * 1) = \text{max positive}$
 $0 - (3 * 3) = -9$, $0 - (3 * (-3)) = 9$

[illegible]
$$\begin{array}{ll} ((-1) * (-1)) + \text{max positive} = \text{max positive}, & ((-1) * 1) + \text{max negative} = \text{max negative} \\ (3 * 3) + 0 = 9, & ((-3) * 3) + 0 = -9 \end{array}$$
[illegible]

$$\begin{array}{ll} ((-1) * (-1)) + \text{max positive} = \text{max positive}, & ((-1) * 1) + \text{max negative} = \text{max negative} \\ (3 * 3) + 0 = 9, & ((-3) * 3) + 0 = -9 \end{array}$$

Max negative - $((-1) * (-1)) = \text{max negative}$,	Max positive - $((-1) * 1) = \text{max positive}$
$0 - (3 * 3) = -9$,	$0 - (3 * (-3)) = 9$

Max negative - $((-1) * (-1)) = \text{max negative}$, Max positive - $((-1) * 1) = \text{max positive}$
 $0 - (3 * 3) = -9$, $0 - (3 * (-3)) = 9$

A(add): Res store the result of regA_Data and regB_Data. Noticed that the least significant packed 32 bits yield a $0+3=3$. The 2nd least significant packed 32 bits produce $FFFFFFFF+3 = 100000002$ and truncated to 00000002 due to overflow.

[illegible]

Signal name	Value	8	16	24	32	40	48	56	ns
ALUOp	U...	UUUUU	X			????X			
Res	U...		X		000000007FFFFFFF800000007FFFFFFF				
regA_Data	U...		X		0000000380000000800000007FFFFFFF				
regB_Data	U...		X		00000000FFFFFFF7FFFFFFF7FFFFFFF				
regC_Data	U...			UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU					

OR: Res store the result OR operation of regA_Data and regB_Data

C:\my_designs\ALU\src\wave.asdb untitled.awc

Signal name	Value	8	16	24	32	40	48	56	ns
ALUop	U...	UUUUU	X						??XX
Res	U...		X			FFFFFFFFFFFFFFFF00000000FFFFFFFF			
regA_Data	U...		X			00000000FFFFFFFF00000000FFFFFFFF			
regB_Data	U...		X			FFFFFFFFFFFFFFFF0000000000000000			
regC_Data	U...					UUUUUUUUUUUUUUUUUUUUUUUUUUUUUU			

POPCNTW(count ones in words): 1 word = 4 bytes = 32 bits. Each word consists of 8 values in regA_Data . Taking the lowest word from regA_Data for example, these are (FFFFFFFF) which has $4 \times 8 = 32$ counts of value 1. The lowest words in Reg contain the value 0020 = 0010 0000, which is 32.

C:\my_designs\ALU\src\wave.asdb untitled.awc

Signal name	Value	8	16	24	32	40	48	56	ns
ALUop	U...	UUUUU	X						??XX
Res	U...		X			0000000000000001F0000001E0000020			
regA_Data	U...		X			00000000FFFFFFFFFFFF7FFFFFFFFF			
regB_Data	U...					UUUUUUUUUUUUUUUUUUUUUUUUUUUUUU			
regC_Data	U...					UUUUUUUUUUUUUUUUUUUUUUUUUUUUUU			

ROT(rotate bits right): The contents in regA_Data are rotated to the right by 3(value from regB_Data). regA_Data has two significant values: E = 1110, 3 = 0011. By rotating to the right by 3, the least 3 bits(011) of 3 from regA_Data are moved to the front of E which result in 0111 1100 = 7C as can be seen in Res.

C:\my_designs\ALU\src\wave.asdb untitled.awc

Signal name	Value	8	16	24	32	40	48	56	ns
ALUop	U...	UUUUU	X						??XX
Res	U...		X			7C000000000000000000000000000000			3E000000000000000000000000000000
regA_Data	U...		X			E0000000000000000000000000000003			
regB_Data	U...		X			00000000000000000000000000000003			00000000000000000000000000000184
regC_Data	U...					UUUUUUUUUUUUUUUUUUUUUUUUUUUUUU			


ROTW(rotate bits in word): Content of regA_Data are shifted based on the 5 least significant bits in regB_Data. These 5 bits (10100=20) came from 34 = 0011 0100. It means that contents in regA_Data are rotated by 20 bits or 5 indexes (20/4=5) to the left and stored into Res.

C:\my_designs\ALU\src\wave.asdb untitled.awc

Signal name	Value	8	16	24	32	40	48	56	ns
ALUop	U...	UUUUU	X						??XX
Res	U...		X			003E000003E000003E0000000003C00			
regA_Data	U...		X			E0000003E0000003E0000003C0000003			
regB_Data	U...		X			0000000C000000080000000400000034			
regC_Data	U...					UUUUUUUUUUUUUUUUUUUUUUUUUUUUUU			

[illegible][illegible][illegible][illegible][illegible]

EX/WB Register: This register takes in the I_W_EN, I_Res, and I_regD signals and outputs them onto the Forwarding Unit and Register File in the ID stage. As can be seen, on every rising clock edge, the corresponding output signal for each of these input signals are the same. This shows correct expected behavior of the EX/WB Register.



4-Stage Pipelined Multimedia Unit :

This is a part of the entire waveform of the pipeline. The first two signals are responsible for the loading of the assembly converted into binary format instructions into the Instruction Buffer. The first one is the index in the Instruction Buffer to load into, and the second one is the Instruction itself. Clearly, the first signal is increasing by 1s indicating the correct location in the Instruction Buffer the instruction is being loaded into. The second signal is also correct because their order of loading corresponds exactly with that in the assembly file.

The two Instruction_i signals are the instructions entering the IF/ID register, and the instructions entering the register file respectively. As can be seen, the instruction entering the register file is occurring one clock cycle after the one entering the IF/ID register. This is a correct indicator of a working pipeline from the IF stage to the ID stage.

The Instruction 0000041 represents the loading of 2 into the left most significant 16 bits of rd. As can be seen in the ALUOutput, although not entirely correct in the representation of the data in the register, we can see that the semi-correct output from the ALU appears one cycle after the instruction enters the register file or ID stage. This is once again also a correct indicator of a working pipeline from the ID stage to the EX stage. If we look at the signals ALUOp_inID and ALUOp_inEX, we can also see a correct indicator of a working pipeline from ID to EX stage, as the ALUOp shows one cycle from one another.

The ALU_Output signal occurs in the EX stage, whereas the Data_inWB occurs in the WB stage. The Data_inWB signal occurs one cycle after ALU_Output, which is correct. These two signals represent the same data. Once again, this indicates the correct behavior of a pipeline from the EX stage to the WB stage.

The next step should be to examine each stage over again, but with the slow incorporation of other components one at a time.

[illegible]