```
1
2
   -- Title : EX_tb
-- Design : EX
-- Author : Aaron Lin and Hang Chen
-- Company : Stony Brook University
7
    ______
8
9
10 -- File : C:\my_designs\EX\EX\src\EX_tb.vhd
11 -- Generated : Tue Apr 28 13:21:20 2020
12 -- From : interface description file
13 -- By : Itf2Vhdl ver. 1.22
14 --
15
   ______
16
17 -- Description : Testbench for the EX stage. Tests the some of the ALU's
   capability of 29 Instructions. Also tests if the correct input is passed
18 -- to the ALU inputs depending on the forwarding selector bits.
19 --
20 -----
21 library work;
22 use work.all;
23 library IEEE;
24 use IEEE.std logic 1164.all;
25 use IEEE.NUMERIC STD.all;
26
27 entity EX_tb is
28 end EX tb;
29
30 --}} End of automatically maintained section
31
32 architecture EX_tb of EX_tb is
33 signal Mux1_Selector, Mux2_Selector, Mux3_Selector : std_logic;
34 signal I regA, I regB, I regC, I forward, Res : std logic vector(127 downto
35 signal ALUop : std logic vector(19 downto 0);
36 constant period : time := 20ns;
37 begin
38
39
       uut : entity EX
           port map (Mux1 Selector => Mux1 Selector, Mux2 Selector =>
40
   Mux2_Selector, Mux3_Selector => Mux3_Selector, ALUop => ALUop,
           I regA \Rightarrow I regB, I regB, I regC \Rightarrow I regC, I forward \Rightarrow
41
   I forward, Res => Res);
42
43
       tb: process
44
       begin
45
          wait for period/2;
46
47
          --R3 5 Instruction
48
          ALUop <= "11XXX00101XXXXXXXXXX";
49
          --All muxes send regular output
```

```
50
             I regA <= (31 downto 0 => '1', others => '0');
             I_regB <= (1 downto 0 => '1', others => '0');
51
            I_regC <= (0 => '1', others => '0');
52
            Mux1_Selector <= '0';</pre>
53
            Mux2_Selector <= '0';</pre>
54
55
            Mux3_Selector <= '0';</pre>
            I forward <= std_logic_vector(to unsigned(100, I forward'length));</pre>
56
57
            wait for period;
58
59
             --R4 2 Instruction
            ALUop <= "10010XXXXXXXXXXXXXXX;;
60
61
             --Mux1 forwards output
62
            I forward <= std logic vector(to unsigned(3, I forward'length));</pre>
63
            Mux1 Selector <= '1';</pre>
64
            wait for period;
65
             --R4 4 Instruction
66
67
            ALUop <= "10100XXXXXXXXXXXXXXX";
68
            --Mux2 forwards output
69
            I regA <= (others => '0');
70
            I forward <= std_logic_vector(to unsigned(4, I forward'length));</pre>
71
            Mux2 Selector <= '1';</pre>
72
            wait for period;
73
74
             -- R3 3 Instruction
75
            ALUop <= "11XXX00011XXXXXXXXXX";
76
             -- Mux3 forwards output
77
            I forward <= std_logic_vector(to unsigned(5, I forward'length));</pre>
78
            Mux3 Selector <= '1';</pre>
79
            wait for period;
80
81
            wait;
82
        end process;
83
84 end EX_tb;
85
```