```
-----
1
2
   -- Title : IF_ID_tb
-- Design : IF_ID
-- Author : Aaron Lin and Hang Chen
-- Company : Stony Brook University
7
   ______
8
9
10 -- File : c:\my_designs\IF_ID\IF_ID\src\IF_ID_tb.vhd
11 -- Generated : Fri May 1 11:58:58 2020
12 -- From : interface description file
13 -- By : Itf2Vhdl ver. 1.22
14 --
15
  ______
16
17 -- Description : Testbench for the single 25 bit register for storing the
   Instruction from the IF stage. Checks if the correct value is
18
  -- outputted from the register each clock cycle.
19 --
20 -----
21 library work;
22 use work.all;
23 library IEEE;
24 use IEEE.std logic 1164.all;
25 use IEEE.NUMERIC STD.all;
26
27 entity IF ID tb is
28 end IF_ID_tb;
29
30 --}} End of automatically maintained section
31
32 architecture IF_ID_tb of IF_ID_tb is
33 signal I_Instruction, O_Instruction : std_logic_vector(24 downto 0);
34 signal CLK : std logic;
35
  constant period : time := 20ns;
36 begin
37
38
       uut : entity IF ID
39
          port map (CLK => CLK, I Instruction => I Instruction, O Instruction
   => 0 Instruction);
40
41
42
       clk process : process
43
       begin
44
          CLK <= '0';
45
          wait for period/2;
          CLK <= '1';
46
47
          wait for period/2;
48
      end process;
49
50
      tb: process
51
      begin
```

File: C:/my\_designs/ESE\_345/IF\_ID/IF\_ID/src/IF\_ID\_tb.vhd

```
52
             wait for period/2;
53
54
             I Instruction <= (others => '1');
55
             wait for period;
56
57
             I Instruction <= (24 downto 13 => '1', others => '0');
58
             wait for period;
59
             I_Instruction <= (12 \text{ downto } 0 \Rightarrow '1', \text{ others } \Rightarrow '0');
60
             wait for period;
61
62
63
             I_Instruction <= (others => '0');
64
             wait for period;
65
             wait;
66
67
68
         end process;
69 end IF_ID_tb;
70
```

- 2 -