

```

1  -----
2  --
3  -- Title       : IF_Stage_tb
4  -- Design      : Instruction_Fetch
5  -- Author      : Aaron Lin and Hang Chen
6  -- Company     : Stony Brook University
7  --
8  -----
9  --
10 -- File        :
11 C:\my_designs\Instruction_Fetch\Instruction_Fetch\src\IF_Stage_tb.vhd
12 -- Generated   : Sat May 2 21:01:38 2020
13 -- From        : interface description file
14 -- By          : Itf2Vhdl ver. 1.22
15 -----
16 --
17 -- Description : Testbench for the IF stage. After loading the Instruction
18 -- Buffer with the instructions from the text file,
19 -- checks if the instructions from the buffer are being outputted at each
20 -- clock cycle.
21 -----
22 library work;
23 use work.all;
24 library IEEE;
25 use IEEE.std_logic_1164.all;
26 use IEEE.NUMERIC_STD.all;
27 use std.textio.all;
28 use ieee.std_logic_textio.all;
29
30 entity IF_Stage_tb is
31 end IF_Stage_tb;
32
33 --}} End of automatically maintained section
34
35 architecture IF_Stage_tb of IF_Stage_tb is
36     signal Instruction_Index : std_logic_vector(5 downto 0);
37     signal CLK : std_logic;
38     signal Instruction_Data, Instruction : std_logic_vector(24 downto 0);
39     constant period : time := 20ns;
40
41     uut : entity IF_Stage port map (Instruction_Index => Instruction_Index,
42                                     CLK => CLK, Instruction_Data => Instruction_Data, Instruction =>
43                                     Instruction);
44
45     store : process
46         file F : TEXT open READ_MODE is "ESE345_Assembler.txt";
47         variable L : LINE;
48         variable temp : std_logic_vector(24 downto 0);
49         variable count : unsigned(5 downto 0) := "000000";
50     begin

```

```
49     if not ENDFILE(F) then
50         READLINE(F, L);
51         READ(L, temp);
52         Instruction_Data <= temp;
53         Instruction_Index <= std_logic_vector(count);
54         count := count + 1;
55     end if;
56     wait for period;
57 end process;
58
59 clk_process : process
60 begin
61     CLK <= '0';
62     wait for period/2;
63     CLK <= '1';
64     wait for period/2;
65 end process;
66
67 end IF_Stage_tb;
68
```