

```

1  -----
2  --
3  -- Title       : R3_16_tb
4  -- Design      : ALU
5  -- Author      : Aaron Lin and Hang Chen
6  -- Company     : Stony Brook University
7  --
8  -----
9  --
10 -- File        : C:\my_designs\ALU\ALU\src\R3_16_tb.vhd
11 -- Generated   : Sat Apr 25 00:26:29 2020
12 -- From       : interface description file
13 -- By         : Itf2Vhdl ver. 1.22
14 --
15 -----
16 --
17 -- Description : Testbench for the R3 10000 Instruction. Checks if packed
18 --              unsigned subtraction is carried out correctly without correction
19 --              for underflows. Each of the 8 16 bit fields are tested.
20 --
21 -----
22 library work;
23 use work.all;
24 library IEEE;
25 use IEEE.std_logic_1164.all;
26 use IEEE.NUMERIC_STD.all;
27
28 entity R3_16_tb is
29 end R3_16_tb;
30
31 --}} End of automatically maintained section
32
33 architecture R3_16_tb of R3_16_tb is
34     signal ALUop : std_logic_vector(19 downto 0);
35     signal Res, regA_Data, regB_Data, regC_Data : std_logic_vector(127 downto 0);
36
37     constant period : time := 20ns;
38     begin
39         uut : entity ALU
40             port map (ALUop => ALUop, Res => Res, regA_Data => regA_Data,
41                     regB_Data => regB_Data, regC_Data => regC_Data);
42
43         tb : process
44             begin
45                 wait for period/2;
46
47                 ALUop <= "11XXX10000XXXXXXXXXX";
48
49                 --31 downto 16 tests (3 - maximum); 15 downto 0 tests (maximum - 3)
50                 regB_Data <= (17 downto 16 => '1', 15 downto 0 => '1', others =>
51                             '0');
52                 regA_Data <= (31 downto 16 => '1', 1 downto 0 => '1', others => '0');
53             end;
54         end;
55     end;
56 
```

```
50         wait for period;
51
52         --63 downto 48 tests (3 - maximum); 47 downto 32 tests (maximum -
53 3)
54         regB_Data <= (49 downto 48 => '1', 47 downto 32 => '1', others =>
55 '0');
56         regA_Data <= (63 downto 48 => '1', 33 downto 32 => '1', others =>
57 '0');
58         wait for period;
59
60         --95 downto 80 tests (3 - maximum); 79 downto 64 tests (maximum -
61 3)
62         regB_Data <= (81 downto 80 => '1', 79 downto 64 => '1', others =>
63 '0');
64         regA_Data <= (95 downto 80 => '1', 65 downto 64 => '1', others =>
65 '0');
66         wait for period;
67
68         --127 downto 112 tests (3 - maximum); 111 downto 96 tests (maximum
69 - 3)
70         regB_Data <= (113 downto 112 => '1', 111 downto 96 => '1', others
71 => '0');
72         regA_Data <= (127 downto 112 => '1', 97 downto 96 => '1', others =>
73 '0');
74         wait for period;
75
76         wait;
77     end process;
78 end R3_16_tb;
```