```
1
2
   -- Title : reg128b_32
-- Design : register_128b
-- Author : Aaron Lin and Hang Chen
-- Company : Stony Brook University
3
7
   ______
8
9
10 -- File
   C:\my designs\register 128b\register 128b\src\reg128b 32.vhd
11 -- Generated : Mon Apr 20 12:01:06 2020
12 -- From : interface description file
13 -- By : Itf2Vhdl ver. 1.22
14 --
15
   ______
16
17 -- Description : 32 128 bits Register File that reads on a rising clock
   edge, and writes on a rising clock edge and W EN on high.
18
   -- 3 registers can be read at a time, while 1 can be written to.
19
   ______
20
21
22 library IEEE;
23 use IEEE.std logic 1164.all;
24 use IEEE.NUMERIC STD.all;
25
26 entity reg128b 32 is
27
        port(
28
           CLK : in STD LOGIC;
29
           W EN : in STD LOGIC;
30
           I regA : in STD LOGIC VECTOR(4 downto 0);
31
           I_regB : in STD_LOGIC_VECTOR(4 downto 0);
           I_regC : in STD_LOGIC_VECTOR(4 downto 0);
32
           I_regD : in STD_LOGIC_VECTOR(4 downto 0);
I_DataIn : in STD_LOGIC_VECTOR(127 downto 0);
33
34
           0_regA : out STD_LOGIC_VECTOR(127 downto 0);
35
36
           0 regB : out STD LOGIC VECTOR(127 downto 0);
37
           0 regC : out STD LOGIC VECTOR(127 downto 0)
38
39 end reg128b 32;
40
41 --}} End of automatically maintained section
42
43 architecture reg128b 32 of reg128b 32 is
44
45 begin
46
       process(CLK)
47
       type stor is array (0 to 31) of std_logic_vector(127 downto 0);
48
       49
50
          if rising_edge(CLK) then
51
              if W = 11 then
```

File: C:/my_designs/register_128b/register_128b/src/reg128b_32.vhd

```
reg(to_integer(unsigned(I_regD))) := I_DataIn;
52
53
                    end if;
                    0_regA <= reg(to_integer(unsigned(I_regA)));</pre>
54
55
                    0_regB <= reg(to_integer(unsigned(I_regB)));
0_regC <= reg(to_integer(unsigned(I_regC)));</pre>
56
57
58
               end if;
59
          end process;
60 end reg128b_32;
61
```

- 2 -