```
1
2
    -- Title : ID_Stage_tb
-- Design : ID_Stage
-- Author : Aaron Lin and Hang Chen
-- Company : Stony Brook University
3
5
7
     ______
8
9
10
   -- File : c:\my_designs\ID_Stage\ID_Stage\src\ID_Stage_tb.vhd
    -- Generated : Sun May 3 13:29:31 2020
11
    -- From : interface description file
-- By : Itf2Vhdl ver. 1.22
12
13
14
15
    ______
16
    -- Description : Testbench for the ID stage. Tests if registers are
17
    written to when I W EN is low, if registers are written to when
18
    -- I W EN is high, repeated again to see if multiple writes work, and if
    reads on the same register at the same time work.
    -- Also, checks if the I W EN signal is asserted for the correct set of
19
    instructions.
20
    ______
21
22
    library work;
23
    use work.all;
24
    library IEEE;
25
    use IEEE.std_logic_1164.all;
26
    use IEEE.NUMERIC STD.all;
27
28
    entity ID Stage tb is
29
    end ID Stage tb;
30
31
    --}} End of automatically maintained section
32
33
    architecture ID_Stage_tb of ID_Stage_tb is
34
    signal CLK, I W EN, O W EN : std logic;
35
    signal I DataIn, 0 regA Data, 0 regB Data, 0 regC Data : std logic vector(
    127 downto 0);
36
    signal 0 regA, 0 regB, 0 regC, 0 regD, I regD : std logic vector(4 downto
37
    signal 0 ALUop : std logic vector(19 downto 0);
38
    signal Instruction : std_logic_vector(24 downto 0);
39
    constant period : time := 20ns;
40
    begin
41
42
         uut : entity ID Stage
            port map (CLK => CLK, I W EN => I W EN, 0 W EN => 0 W EN, 0 ALUop
43
    => 0 ALUop, 0 regD => 0 regD, I regD => I regD,
     I_DataIn => I_DataIn, Instruction => Instruction, 0_regA => 0_regA
, 0_regB => 0_regB, 0_regC => 0_regC,
44
45
            0_regA_Data => 0_regA_Data, 0_regB_Data => 0_regB_Data,
    0 regC Data => 0 regC Data);
```

```
46
47
48
         clk process : process
49
         begin
50
              CLK <= '0';
51
              wait for period/2;
52
              CLK <= '1';
53
              wait for period/2;
54
         end process;
55
56
         tb : process
57
         variable I regA : std logic vector(4 downto 0);
58
         variable I regB : std logic vector(4 downto 0);
59
         variable I regC : std logic vector(4 downto 0);
60
         variable regD : std_logic_vector(4 downto 0);
61
         begin
62
              wait for period/2;
63
64
              --Checks if registers are written to even though I W EN is low
65
              I W EN <= '0';
66
              I regA := std logic vector(to unsigned(0, I regA'length));
67
              I regB := std logic vector(to unsigned(1, I regB'length));
68
              I regC := std_logic_vector(to unsigned(2, I regC'length));
              I regD <= std_logic_vector(to unsigned(0, I regD'length));</pre>
69
              Instruction(24 downto 20) <= "0XXXX";</pre>
70
71
              Instruction(19 downto 15) <= I regC;</pre>
              Instruction(14 downto 10) <= I regB;</pre>
72
73
              Instruction(9 downto 5) <= I regA;</pre>
74
              Instruction(4 downto 0) <= (others => '1');
              I DataIn <= std_logic_vector(to_unsigned(100, I_DataIn'length));</pre>
75
76
              wait for period;
77
78
              I_regD <= std_logic_vector(to_unsigned(1, I_regD'length));</pre>
79
              Instruction(4 downto 0) \leftarrow (4 \rightarrow '1', others \rightarrow '0');
80
              wait for period;
81
82
              I_regD <= std_logic_vector(to_unsigned(2, I_regD'length));</pre>
              Instruction(4 downto 0) \ll (3 \ll 1'1', others \ll '0');
83
84
              wait for period;
85
86
              --Checks if registerA is written to when I W EN is high
87
              I W EN <= '1';
88
              I regD <= std logic vector(to unsigned(0, I regD'length));</pre>
89
              Instruction(4 downto 0) \leftarrow (2 \rightarrow '1', others \rightarrow '0');
90
              wait for period;
91
92
              --Checks if registerB is written to when I W EN is high
93
              I regD <= std_logic_vector(to unsigned(1, I regD'length));</pre>
94
              Instruction(4 downto \theta) <= (1 => '1', others => '\theta');
95
              wait for period;
96
97
              --Checks if registerC is written to when I W EN is high
98
              I regD <= std_logic_vector(to unsigned(2, I regD'length));</pre>
99
              Instruction(4 downto 0) <= (others => '0');
100
              wait for period;
101
102
              --Checks if registers are written again even when I W EN is low
```

```
103
               I W EN <= '0';
               I regD <= std logic vector(to unsigned(0, I regD'length));</pre>
104
              Instruction(4 downto 0) \ll (4 downto 3 \approx '1', others \approx '0');
105
106
               I DataIn <= std_logic_vector(to unsigned(1, I DataIn'length));</pre>
107
              wait for period;
108
109
              I regD <= std_logic_vector(to unsigned(1, I regD'length));</pre>
              Instruction(4 downto 0) <= (3 downto 2 \Rightarrow '1', others \Rightarrow '0');
110
              I DataIn <= std logic vector(to unsigned(2, I DataIn'length));</pre>
111
112
              wait for period;
113
114
              I_regD <= std_logic_vector(to_unsigned(2, I_regD'length));</pre>
115
              Instruction(4 downto \theta) <= (2 downto \theta) => '1', others => '\theta');
116
               I_DataIn <= std_logic_vector(to_unsigned(3, I_DataIn'length));</pre>
              wait for period;
117
118
119
               --Checks if registers are written to again when I W EN is high
120
              I W EN <= '1';
121
              I DataIn <= std_logic_vector(to_unsigned(1, I_DataIn'length));</pre>
122
              wait for period;
123
124
              I regD <= std_logic_vector(to unsigned(1, I regD'length));</pre>
125
              Instruction(4 downto \theta) <= (1 downto \theta => '1', others => '\theta');
126
              I DataIn <= std logic vector(to unsigned(3, I DataIn'length));</pre>
127
              wait for period;
128
129
              I regD <= std_logic_vector(to unsigned(0, I regD'length));</pre>
               Instruction(4 downto 0) <= (2 \text{ downto } 0 \Rightarrow '1', \text{ others } \Rightarrow '0');
130
131
               I DataIn <= std_logic_vector(to unsigned(2, I DataIn'length));</pre>
132
              wait for period;
133
134
              I regD <= std_logic_vector(to unsigned(100, I regD'length));</pre>
              Instruction(4 \text{ downto } 0) <= (4 \Rightarrow '1', 2 \Rightarrow '1', others \Rightarrow '0');
135
136
               I DataIn <= std logic vector(to unsigned(16, I DataIn'length));</pre>
137
              wait for period;
138
139
               --Read the same registers at the same time
140
              I_regA := std_logic_vector(to_unsigned(100, I_regA'length));
              I regB := std logic vector(to unsigned(100, I regB'length));
141
              I_regC := std_logic_vector(to_unsigned(100, I_regC'length));
142
143
               Instruction(19 downto 15) <= I regC;</pre>
144
               Instruction(14 downto 10) <= I regB;</pre>
145
               Instruction(9 downto 5) <= I regA;</pre>
146
              wait for period;
147
148
               --Ldi
149
              Instruction(24 downto 23) <= "0X";</pre>
150
              Instruction(18 downto 15) <= "XXXX";</pre>
151
              wait for period;
152
153
              - - R4
              Instruction(24 downto 23) <= "10";</pre>
154
155
              Instruction(18 downto 15) <= "XXXX";</pre>
156
              wait for period;
157
158
              --R3
159
              --BCW
```

```
160
              Instruction(24 downto 23) <= "11";</pre>
              Instruction(18 downto 15) <= "0101";</pre>
161
162
              wait for period;
163
164
               --CLZ
              Instruction(24 downto 23) <= "11";</pre>
165
              Instruction(18 downto 15) <= "0110";</pre>
166
167
              wait for period;
168
169
               -- ABSDB
170
              Instruction(24 downto 23) <= "11";</pre>
              Instruction(18 downto 15) <= "0111";</pre>
171
172
              wait for period;
173
174
              - - MPYU
175
              Instruction(24 downto 23) <= "11";</pre>
              Instruction(18 downto 15) <= "1000";</pre>
176
177
              wait for period;
178
179
              --MSGN
180
              Instruction(24 downto 23) <= "11";</pre>
181
              Instruction(18 downto 15) <= "1001";</pre>
182
              wait for period;
183
184
               --MPYU
185
              Instruction(24 downto 23) <= "11";</pre>
              Instruction(18 downto 15) <= "1010";</pre>
186
187
              wait for period;
188
189
              - - POPCNTW
190
              Instruction(24 downto 23) <= "11";</pre>
              Instruction(18 downto 15) <= "1100";</pre>
191
192
              wait for period;
193
194
              --R0T
195
              Instruction(24 downto 23) <= "11";</pre>
196
              Instruction(18 downto 15) <= "1101";</pre>
197
              wait for period;
198
199
               -- ROTW
200
              Instruction(24 downto 23) <= "11";</pre>
201
              Instruction(18 downto 15) <= "1110";</pre>
202
              wait for period;
203
204
              --SHLHI
205
              Instruction(24 downto 23) <= "11";</pre>
              Instruction(18 downto 15) <= "1111";</pre>
206
207
              wait for period;
208
209
              --Instructions with no I W EN
              Instruction(24 downto 23) <= "11";</pre>
210
              Instruction(18 downto 15) <= "0000";</pre>
211
212
              wait for period;
213
214
              Instruction(24 downto 23) <= "11";</pre>
215
              Instruction(18 downto 15) <= "0001";</pre>
216
              wait for period;
```

File: C:/my_designs/ID_Stage/ID_Stage/src/ID_Stage_tb.vhd

```
217
218
              Instruction(24 downto 23) <= "11";</pre>
              Instruction(18 downto 15) <= "0010";</pre>
219
220
              wait for period;
221
222
              Instruction(24 downto 23) <= "11";</pre>
              Instruction(18 downto 15) <= "0011";</pre>
223
224
              wait for period;
225
              Instruction(24 downto 23) <= "11";</pre>
226
              Instruction(18 downto 15) <= "0100";</pre>
227
228
              wait for period;
229
230
              Instruction(24 downto 23) <= "11";</pre>
              Instruction(18 downto 15) <= "1011";</pre>
231
232
              wait for period;
233
234
              wait;
235
          end process;
236
237
     end ID Stage tb;
238
```

- 5 -