

```

1  -----
2  --
3  -- Title       : R3_19_tb
4  -- Design      : ALU
5  -- Author      : Aaron Lin and Hang Chen
6  -- Company     : Stony Brook University
7  --
8  -----
9  --
10 -- File        : C:\my_designs\ALU\ALU\src\R3_19_tb.vhd
11 -- Generated   : Sat Apr 25 11:27:23 2020
12 -- From        : interface description file
13 -- By          : Itf2Vhdl ver. 1.22
14 --
15 -----
16 --
17 -- Description : Testbench for the R3 10011 Instruction. Checks if the
18 --              bitwise logical NAND is carried out correctly.
19 --
20 -----
21 library work;
22 use work.all;
23 library IEEE;
24 use IEEE.std_logic_1164.all;
25 use IEEE.NUMERIC_STD.all;
26
27 entity R3_19_tb is
28 end R3_19_tb;
29
30 --}} End of automatically maintained section
31
32 architecture R3_19_tb of R3_19_tb is
33     signal ALUop : std_logic_vector(19 downto 0);
34     signal Res, regA_Data, regB_Data, regC_Data : std_logic_vector(127 downto 0);
35
36     constant period : time := 20ns;
37     begin
38         uut : entity ALU
39             port map (ALUop => ALUop, Res => Res, regA_Data => regA_Data,
40                      regB_Data => regB_Data, regC_Data => regC_Data);
41
42         tb : process
43         begin
44             wait for period/2;
45
46             ALUop <= "11XXX10011XXXXXXXXXX";
47             regB_Data <= (127 downto 96 => '1', 95 downto 64 => '1', 63 downto
48 32 => '0', 31 downto 0 => '0');
49             regA_Data <= (127 downto 96 => '0', 95 downto 64 => '1', 63 downto
50 32 => '0', 31 downto 0 => '1');
51             wait for period;
52

```

File: C:/my_designs/ALU/ALU/src/R3_19_tb.vhd

```
49         wait;  
50     end process;  
51  
52 end R3_19_tb;  
53
```