```
1
2
   -- Title : IF_ID
-- Design : IF_ID
-- Author : Aaron Lin and Hang Chen
-- Company : Stony Brook University
3
4
5
7
   ______
8
9
10 -- File : c:\my_designs\IF_ID\IF_ID\src\IF_ID.vhd
11 -- Generated : Fri May 1 11:45:22 2020
12 -- From : interface description file
13 -- By : Itf2Vhdl ver. 1.22
14 --
15
   ______
16
17 -- Description : Single 25 bit register for storing Instruction between IF
   and ID stage.
18
19
   ______
20 library IEEE;
21 use IEEE.std logic 1164.all;
22
23 entity IF ID is
24
       port(
25
           CLK : in STD_LOGIC;
           I_Instruction : in STD_LOGIC_VECTOR(24 downto 0);
26
27
           O Instruction : out STD_LOGIC_VECTOR(24 downto 0)
28
29 end IF_ID;
30
31
   --}} End of automatically maintained section
32
33 architecture IF_ID of IF_ID is
34 begin
35
       process(CLK)
36
       variable reg : std logic vector(24 downto 0) := (others => '0');
37
38
          if rising edge(CLK) then
39
              reg := I Instruction;
40
              0 Instruction <= reg;</pre>
41
          end if;
      end process;
42
43 end IF ID;
44
```