```
______
1
2
   -- Title : EX_WB_tb
-- Design : EX_WB
-- Author : Aaron Lin and Hang Chen
-- Company : Stony Brook University
7
    ______
8
9
10 -- File : c:\my_designs\EX_WB\EX_WB\src\EX_WB_tb.vhd
11 -- Generated : Fri May 1 14:34:57 2020
12 -- From : interface description file
13 -- By : Itf2Vhdl ver. 1.22
14 --
15 -----
16
17 -- Description : Testbench for the EX/WB register for storing the W EN
   signal, ALU result, and the register to write back to.
18 -- Checks if the correct value is outputted from the register each clock
   cycle.
19
20 -----
21 library work;
22 use work.all;
23 library IEEE;
24 use IEEE.std logic 1164.all;
25 use IEEE.NUMERIC STD.all;
26
27 entity EX_WB_tb is
28 end EX WB tb;
29
30 --}} End of automatically maintained section
31
32
   architecture EX_WB_tb of EX_WB_tb is
   signal CLK, I_W_EN, O_W_EN : std_logic;
33
34 signal I_Res, O_Res : std_logic_vector(127 downto 0);
35 signal I_regD, O_regD : std_logic_vector(4 downto 0);
36 constant period : time := 20ns;
37 begin
38
39
       uut : entity EX WB port map (CLK => CLK, I W EN => I W EN, 0 W EN =>
   0 W EN, I Res => I Res, 0 Res => 0 Res,
           I \text{ regD} \Rightarrow I \text{ regD}, 0 \text{ regD} \Rightarrow 0 \text{ regD});
40
41
42
       clk process : process
43
       begin
           CLK <= '0';
44
45
           wait for period/2;
46
           CLK <= '1';
47
           wait for period/2;
48
      end process;
49
50
      tb: process
```

```
51
          begin
52
               wait for period/2;
53
54
               I W EN <= '1';
55
               I Res <= (others => '1');
56
               I reqD <= (others => '1');
57
               wait for period;
58
               I W_EN <= '0';
59
               I_Res <= (127 downto 64 => '1', others => '0');
I_regD <= (4 downto 3 => '1', others => '0');
60
61
               wait for period;
62
63
               I W EN <= '1';
64
               I_{Res} \leftarrow (63 \text{ downto } 0 \Rightarrow '1', \text{ others } \Rightarrow '0');
65
66
               I_{regD} \leftarrow (2 \text{ downto } 0 \Rightarrow '1', \text{ others } \Rightarrow '0');
67
               wait for period;
68
69
               I_W_EN <= '0';
70
               I Res <= (others => '0');
71
               I reqD <= (others => '0');
72
               wait for period;
73
74
               wait;
75
76
          end process;
77
78 end EX WB tb;
79
```