```
1
2
   -- Title : Pipeline
-- Design : Pipeline
-- Author : Aaron Lin and Hang Chen
-- Company : Stony Brook University
7
8
9
10 -- File : c:\my_designs\Pipeline\Pipeline\src\Pipeline.vhd
11 -- Generated : Fri May 1 15:23:57 2020
12 -- From : interface description file
13 -- By : Itf2Vhdl ver. 1.22
14 --
15
  ______
16
17 -- Description : This is the top level design of the pipeline.
18
20 library work;
21 use work.all;
22 library IEEE;
23 use IEEE.std logic 1164.all;
24 use IEEE.NUMERIC STD.all;
25
26 entity Pipeline is
27
         port(
         ALU Output : out std_logic_vector(127 downto 0);
28
29
         Input_rs3 : out std_logic_vector(127 downto 0);
30
         Input_rs2 : out std_logic_vector(127 downto 0);
31
         Input rs1 : out std logic vector(127 downto 0);
32
         W En inWB : out std logic;
33
         Forward_Mux1 : out std_logic;
34
         Forward_Mux2 : out std_logic;
         Forward_Mux3 : out std_logic;
35
36
         Instruction_inIF : out std_logic_vector(24 downto 0);
37
         Instruction_inID : out std_logic_vector(24 downto 0);
38
         ALUop inID : out std logic vector(7 downto 0);
39
         ALUop inEX : out std logic vector(7 downto 0);
40
         Data inWB : out std logic vector(127 downto 0);
41
42
         Instruction Index : in std logic vector(5 downto 0);
43
         Instruction : in std_logic_vector(24 downto 0);
44
         CLK : in STD_LOGIC
45
         );
46 end Pipeline;
47
48 --}} End of automatically maintained section
49
50 architecture Pipeline of Pipeline is
51 signal Instruction_toReg, Instruction_toIF : std_logic_vector(24 downto 0);
52 signal W EN toIDReg, W EN toEXReg, W EN toForwarder, forward Selector1,
    forward_Selector2, forward_Selector3 : std_logic;
```

```
53 signal regA Data, regB Data, regC Data, ALU regA, ALU regB, ALU regC,
    Res toEXReg, forward Data: std logic vector(127 downto 0);
   signal regA toIDReg, regB toIDReg, regC toIDReg, regD toEXReg, regD toIDReg
    , regD WB, regA Forward, regB Forward, regC Forward : std_logic_vector(4
55
    signal data WB : std logic vector(127 downto 0);
   signal ALUop_toIDReg, ALUop_toEX : std_logic_vector(19 downto 0);
57
   begin
58
        ALU Output <= Res toEXReg;
59
        Input rs3 <= ALU regC;</pre>
60
        Input_rs2 <= ALU_regB;</pre>
61
        Input rs1 <= ALU regA;</pre>
62
        W En inWB <= W EN toForwarder;
63
        Forward Mux1 <= forward Selector1;
        Forward Mux2 <= forward Selector2;
64
65
        Forward Mux3 <= forward Selector3;
        Instruction_inIF <= Instruction toIF;</pre>
66
        Instruction_inID <= Instruction_toReg;</pre>
67
68
        ALUop_inID <= ALUop_toIDReg(17 downto 10);
69
        ALUop inEX <= ALUop toEx(17 downto 10);
70
        Data inWB <= data WB;</pre>
71
72
73
        u0 : entity IF Stage port map (CLK => CLK, Instruction =>
    Instruction_toIF, Instruction_Data => Instruction, Instruction Index =>
    Instruction Index);
74
        u1 : entity IF ID port map (CLK => CLK, I Instruction =>
    Instruction toIF, O Instruction => Instruction toReg);
75
        u2 : entity ID Stage port map (CLK => CLK, Instruction =>
76
    Instruction toReg, I W EN => W EN toForwarder, I DataIn => data WB, I regD
    => regD_WB,
77
            O_ALUop => ALUop_toIDReg, O_regD => regD_toIDReg, O_W_EN =>
    W_EN_toIDReg, 0_regA_Data => regA_Data, 0_regB_Data => regB_Data,
78
            0 regC Data => regC Data, 0 regA => regA toIDReg, 0 regB =>
    regB_toIDReg, 0_regC => regC_toIDReg);
79
80
81
        u3 : entity ID EX port map (CLK => CLK, I W EN => W EN toIDReg, I regA
    => regA_toIDReg,
82
            I regB => regB toIDReg, I regC => regB toIDReg, I regD =>
    regD toIDReg,
            I ALUop => ALUop toIDReg, I regA Data => regA Data, I regB Data =>
83
    regB Data, I regC Data => regC Data, 0 W EN => W EN toEXReg,
84
            0 regA => regA Forward, 0 regB => regB Forward, 0 regC =>
    reqC Forward, 0 reqD => reqD toEXReq, 0 ALUop => ALUop toEX,
85
            O regA Data => ALU regA, O regB Data => ALU regB, O regC Data =>
    ALU regC);
86
        u4 : entity EX port map (I regA => ALU regA, I regB => ALU regB, I regC
87
    => ALU regC, ALUop => ALUop toEX, Res => Res toEXReg,
            I forward => forward Data, Mux1 Selector => forward Selector1,
88
    Mux2 Selector => forward Selector2, Mux3 Selector => forward Selector3);
89
90
        u5 : entity EX_WB port map (CLK => CLK, I_W_EN => W_EN_toEXReg, I_Res
    => Res toEXReg, I regD => regD toEXReg, 0 W EN => W EN toForwarder,
91
            0 Res => data WB, 0 regD => regD WB);
```

File: C:/my_designs/Pipeline_Test/Pipeline/src/Pipeline.vhd

- 3 -