```
1
2
   -- Title : Pipeline_tb
-- Design : Pipeline
-- Author : Aaron Lin and Hang Chen
-- Company : Stony Brook University
7
    ______
8
9
10 -- File : c:\my_designs\Pipeline\Pipeline\src\Pipeline_tb.vhd
11 -- Generated : Fri May 1 18:01:50 2020
12 -- From : interface description file
13 -- By : Itf2Vhdl ver. 1.22
14 --
15 -----
16
17 -- Description : Testbench for the top level design pipeline. This loads
   the binary formatted program into the Instruction Buffer
18 -- and provides the clock for
19 --
20 -----
21 library work;
22 use work.all;
23 library IEEE;
24 use IEEE.std logic 1164.all;
25  use IEEE.NUMERIC STD.all;
26 use std.textio.all;
27 use ieee.std_logic_textio.all;
28
29 entity Pipeline_tb is
30 end Pipeline tb;
31
32 --}} End of automatically maintained section
33
34 architecture Pipeline tb of Pipeline tb is
35 signal Instruction_Index : std_logic_vector(5 downto 0);
36 signal CLK, W_En_inWB, Forward_Mux1, Forward_Mux2, Forward_Mux3: std_logic;
37 signal Instruction inIF, Instruction inID, Instruction Data:
   std logic vector(24 downto 0);
   signal ALU Output, Input rs3, Input rs2, Input rs1, Data inWB:
   std logic vector(127 downto 0);
39 signal ALUop inID, ALUop inEX : std logic vector(7 downto 0);
40 constant period : time := 20ns;
41 begin
42
       uut : entity Pipeline port map (Instruction inIF => Instruction inIF,
43
   Instruction inID => Instruction inID, ALUop inID => ALUop inID,
           ALUop inEX => ALUop inEX, Data inWB => Data inWB, Instruction Index
44
   => Instruction Index, Instruction => Instruction Data,
45
           CLK => CLK, ALU_Output => ALU_Output, W_En_inWB => W_En_inWB,
   Input_rs3 => Input_rs3, Input_rs2 => Input_rs2, Input_rs1 => Input_rs1,
46
           Forward Mux1 => Forward Mux1, Forward Mux2 => Forward Mux2,
    Forward Mux3 => Forward Mux3);
```

File: C:/my_designs/Pipeline_Test/Pipeline/src/Pipeline_tb.vhd

```
47
48
        store : process
49
        file F : TEXT open READ MODE is "ESE345 Assembler.txt";
50
        variable L : LINE;
51
        variable temp : std_logic_vector(24 downto 0);
52
        variable count : unsigned(5 downto 0) := "000000";
53
        begin
54
            if not ENDFILE(F) then
55
                READLINE(F, L);
                READ(L, temp);
56
57
                Instruction_Data <= temp;</pre>
58
                Instruction_Index <= std_logic_vector(count);</pre>
59
                count := count + 1;
60
            end if;
61
            wait for period;
62
        end process;
63
64
        clk_process : process
65
        begin
66
            CLK <= '0';
67
            wait for period/2;
68
            CLK <= '1';
69
            wait for period/2;
70
        end process;
71 end Pipeline_tb;
72
```

- 2 -