```
1
2
   -- Title : ID_EX

-- Design : ID_EX

-- Author : Aaron Lin and Hang Chen

-- Company : Stony Brook University
3
5
7
    ______
8
9
10 -- File : c:\my_designs\ID_EX\ID_EX\src\ID_EX.vhd
   -- Generated : Fri May 1 12:36:02 2020
11
12
   -- From : interface description file
13 -- By
                 : Itf2Vhdl ver. 1.22
14 --
15
   ______
16
17 -- Description : Register between ID and EX stage for storing the W EN
   signal, registers A, B, C, and D, the data of
18
   -- registers A, B, and C, and ALUop.
19 --
20 -----
21
22 library IEEE;
23 use IEEE.std logic 1164.all;
24 use IEEE.NUMERIC STD.all;
25
26 entity ID_EX is
27
       port(
28
            CLK : std_logic;
29
            I_W_EN : in STD_LOGIC;
30
            0 W EN : out STD LOGIC;
31
            I regA : in STD LOGIC VECTOR(4 downto 0);
32
            I_regB : in STD_LOGIC_VECTOR(4 downto 0);
            I_regC : in STD_LOGIC_VECTOR(4 downto 0);
33
            I_regD : in STD_LOGIC_VECTOR(4 downto θ);
I_ALUop : in STD_LOGIC_VECTOR(19 downto θ);
34
35
36
            I_regA_Data : in STD_LOGIC_VECTOR(127 downto 0);
37
            I_regB_Data : in STD_LOGIC_VECTOR(127 downto 0);
38
            I regC Data : in STD LOGIC VECTOR(127 downto 0);
39
            0 regA : out STD LOGIC VECTOR(4 downto 0);
40
            0 regB : out STD LOGIC VECTOR(4 downto 0);
            O_regC : out STD_LOGIC_VECTOR(4 downto 0);
O_regD : out STD_LOGIC_VECTOR(4 downto 0);
O_ALUop : out STD_LOGIC_VECTOR(19 downto 0);
41
42
43
44
            0 regA Data : out STD_LOGIC_VECTOR(127 downto 0);
45
            0 regB Data : out STD LOGIC VECTOR(127 downto 0);
46
            0 regC Data : out STD_LOGIC_VECTOR(127 downto 0)
47
            );
48 end ID EX;
49
50 --}} End of automatically maintained section
51
52 architecture ID EX of ID EX is
```

```
53 begin
54
55
        process(CLK)
        variable W EN : std_logic := '0';
56
57
        type stor is array (0 to 3) of std_logic_vector(4 downto 0);
58
        type stor2 is array (0 to 2) of std logic vector(127 downto 0);
59
        variable ALUop : std_logic_vector(19 downto 0) := std_logic_vector(
    to unsigned(0, 20));
        variable reg : stor := (others => "00000");
60
        61
    );
62
        begin
63
             if rising edge(CLK) then
64
                 W EN := I W EN;
65
                 reg(0) := I_regA;
66
                 reg(1) := I_regB;
67
                 reg(2) := I_regC;
                 reg(3) := I_regD;
68
69
                 ALUop := I_ALUop;
70
                 data(0) := I regA Data;
71
                 data(1) := I regB Data;
72
                 data(2) := I regC Data;
73
74
                 0 \text{ W EN} \leftarrow W \text{ EN};
75
                 0 \text{ regA} \leq \text{reg}(0);
76
                 0 \text{ regB} \leq \text{reg}(1);
                 0 \text{ regC} \ll \text{reg}(2);
77
78
                 0 \text{ regD} \leq \text{reg}(3);
79
                 0 ALUop <= ALUop;</pre>
80
                 0 regA Data <= data(0);</pre>
81
                 0 regB Data <= data(1);</pre>
                 0 regC Data <= data(2);</pre>
82
83
84
             end if;
85
        end process;
86
    end ID_EX;
87
```

- 2 -