```
1
2
   -- Title : IF_Stage_tb
-- Design : Instruction_Fetch
-- Author : Aaron Lin and Hang Chen
-- Company : Stony Brook University
7
    ______
8
9
10 -- File
   C:\my designs\Instruction Fetch\Instruction Fetch\src\IF Stage tb.vhd
11 -- Generated : Sat May 2 21:01:38 2020
12 -- From : interface description file
13 -- By : Itf2Vhdl ver. 1.22
14 --
15
   ______
16 --
17 -- Description : Testbench for the IF stage. After loading the Instruction
   Buffer with the instructions from the text file,
18 -- checks if the instructions from the buffer are being outputted at each
   clock cycle.
19
20 -----
21 library work;
22 use work.all;
23 library IEEE;
24 use IEEE.std logic 1164.all;
25 use IEEE.NUMERIC STD.all;
26 use std.textio.all;
27 use ieee.std logic textio.all;
28
29 entity IF Stage tb is
30 end IF_Stage_tb;
31
32
   --}} End of automatically maintained section
33
34 architecture IF_Stage_tb of IF_Stage_tb is
35 signal Instruction Index : std logic vector(5 downto 0);
36 signal CLK : std logic;
37 signal Instruction Data, Instruction: std logic vector(24 downto 0);
38 constant period : time := 20ns;
39 begin
40
       uut : entity IF Stage port map (Instruction Index => Instruction Index,
41
   CLK => CLK, Instruction Data => Instruction Data, Instruction =>
   Instruction);
42
43
       store : process
44
       file F : TEXT open READ MODE is "ESE345 Assembler.txt";
45
       variable L : LINE;
46
       variable temp : std_logic_vector(24 downto 0);
47
       variable count : unsigned(5 downto 0) := "0000000";
48
       begin
```

File: C:/my\_designs/Instruction\_Fetch/Instruction\_Fetch/src/IF\_Stage\_tb.vhd

```
49
        if not ENDFILE(F) then
50
                READLINE(F, L);
51
                READ(L, temp);
52
                Instruction_Data <= temp;</pre>
53
                Instruction Index <= std_logic_vector(count);</pre>
54
                count := count + 1;
55
            end if;
56
            wait for period;
57
        end process;
58
59
        clk_process : process
60
        begin
61
            CLK <= '0';
62
            wait for period/2;
            CLK <= '1';
63
64
            wait for period/2;
65
        end process;
66
67 end IF_Stage_tb;
68
```

- 2 -