```
-----
1
2
    -- Title : R4_7_tb
-- Design : ALU
-- Author : Aaron
-- Company : Stony Brook University
3
5
7
    ______
8
9
10
   -- File : C:\my_designs\ALU\ALU\src\R4_7_tb.vhd
    -- Generated : Thu Apr 23 09:27:52 2020
11
    -- From : interface description file
-- By : Itf2Vhdl ver. 1.22
12
13
14
15
    ______
16
    -- Description : Testbench for the R4 111 Instruction. Checks if overflows
17
    and underflows are saturated properly, and checks if the normal case
18
           is calculated correctly. Each of the 2 64 bit fields are tested.
19
20
21
    library work;
22
    use work.all;
23
    library IEEE;
    use IEEE.std_logic_1164.all;
24
25
    use IEEE.NUMERIC STD.all;
26
27
    entity R4 7 tb is
28
    end R4_7_tb;
29
30
    --}} End of automatically maintained section
31
32
    architecture R4_7_tb of R4_7_tb is
    signal ALUop : std_logic_vector(19 downto 0);
33
    signal Res, regA_Data, regB_Data, regC_Data : std_logic_vector(127 downto
34
35
    constant period : time := 20ns;
36
    begin
37
38
         uut : entity ALU
39
           port map (ALUop => ALUop, Res => Res, regA Data => regA Data,
    regB Data => regB Data, regC Data => regC Data);
40
41
        tb: process
42
        begin
43
           wait for period/2;
44
45
           ALUop <= "10111XXXXXXXXXXXXXXXXX;
46
47
           -- Right most 64 bits
48
           --Testing max negative - (-1 * -1)
            regB_Data <= (63 downto 0 => '1', others => '0');
49
50
            regC Data <= (63 downto 0 => '1', others => '0');
```

```
51
             regA Data <= (63 => '1', others => '0');
52
             wait for period;
53
54
             --Testing max positive - (1 * -1)
             regB Data <= (63 downto 0 \Rightarrow '1', others \Rightarrow '0');
55
             regC Data <= (32 => '1', others => '0');
56
57
             regA Data <= (62 downto 0 => '1', others => '0');
58
             wait for period;
59
60
             --Testing (3 * 3) + 0
61
             regB_Data <= (33 downto 32 => '1', others => '0');
             regC_Data <= (33 downto 32 => '1', others => '0');
62
63
             regA Data <= (others => '0');
64
             wait for period;
65
66
             --Testing (-3 * 3) + 0
             regB Data <= (33 downto 32 => '1', others => '0');
67
             regC_Data <= (63 downto 34 => '1', 33 => '0', 32 => '1', others =>
68
     ' 0 ' ) ;
69
             regA Data <= (others => '0');
70
             wait for period;
71
72
             --Left most 64 bits
73
             --Testing max negative - (-1 * -1)
             regB_Data <= (127 downto 64 => '1', others => '0');
74
75
             regC Data <= (127 downto 64 => '1', others => '0');
76
             regA Data <= (127 => '1', others => '0');
77
             wait for period;
78
79
             -- Testing max positive - (1 * -1)
80
             regB Data <= (127 downto 64 => '1', others => '0');
             regC_Data <= (96 => '1', others => '0');
81
             regA_Data <= (126 downto 64 => '1', others => '0');
82
83
             wait for period;
84
85
             --Testing (3 * 3) + 0
             regB Data <= (97 downto 96 => '1', others => '0');
86
             regC_Data <= (97 downto 96 => '1', others => '0');
87
88
             regA Data <= (others => '0');
89
             wait for period;
90
91
             --Testing (-3 * 3) + 0
92
             regB Data <= (97 downto 96 => '1', others => '0');
93
             regC Data <= (127 downto 98 => '1', 97 => '0', 96 => '1', others
     => '0');
94
             regA Data <= (others => '0');
95
             wait for period;
96
97
             wait;
98
         end process;
99
100
    end R4 7 tb;
101
```