

```

1  -----
2  --
3  -- Title       : EX_WB_tb
4  -- Design      : EX_WB
5  -- Author      : Aaron Lin and Hang Chen
6  -- Company     : Stony Brook University
7  --
8  -----
9  --
10 -- File        : c:\my_designs\EX_WB\EX_WB\src\EX_WB_tb.vhd
11 -- Generated   : Fri May 1 14:34:57 2020
12 -- From       : interface description file
13 -- By         : Itf2Vhdl ver. 1.22
14 --
15 -----
16 --
17 -- Description : Testbench for the EX/WB register for storing the W_EN
18 --              signal, ALU result, and the register to write back to.
19 -- Checks if the correct value is outputted from the register each clock
20 -- cycle.
21 --
22 -----
23 library work;
24 use work.all;
25 library IEEE;
26 use IEEE.std_logic_1164.all;
27 use IEEE.NUMERIC_STD.all;
28
29 entity EX_WB_tb is
30 end EX_WB_tb;
31
32 --}} End of automatically maintained section
33
34 architecture EX_WB_tb of EX_WB_tb is
35 signal CLK, I_W_EN, O_W_EN : std_logic;
36 signal I_Res, O_Res : std_logic_vector(127 downto 0);
37 signal I_regD, O_regD : std_logic_vector(4 downto 0);
38 constant period : time := 20ns;
39 begin
40     uut : entity EX_WB port map (CLK => CLK, I_W_EN => I_W_EN, O_W_EN =>
41     O_W_EN, I_Res => I_Res, O_Res => O_Res,
42     I_regD => I_regD, O_regD => O_regD);
43
44     clk_process : process
45     begin
46         CLK <= '0';
47         wait for period/2;
48         CLK <= '1';
49         wait for period/2;
50     end process;
51
52     tb : process

```

```
51     begin
52         wait for period/2;
53
54         I_W_EN <= '1';
55         I_Res <= (others => '1');
56         I_regD <= (others => '1');
57         wait for period;
58
59         I_W_EN <= '0';
60         I_Res <= (127 downto 64 => '1', others => '0');
61         I_regD <= (4 downto 3 => '1', others => '0');
62         wait for period;
63
64         I_W_EN <= '1';
65         I_Res <= (63 downto 0 => '1', others => '0');
66         I_regD <= (2 downto 0 => '1', others => '0');
67         wait for period;
68
69         I_W_EN <= '0';
70         I_Res <= (others => '0');
71         I_regD <= (others => '0');
72         wait for period;
73
74         wait;
75
76     end process;
77
78 end EX_WB_tb;
79
```