

```

1  -----
2  --
3  -- Title       : IF_Stage
4  -- Design      : Instruction_Fetch
5  -- Author      : Aaron Lin and Hang Chen
6  -- Company     : Stony Brook University
7  --
8  -----
9  --
10 -- File        :
11 c:\my_designs\Instruction_Fetch\Instruction_Fetch\src\IF_Stage.vhd
12 -- Generated   : Sat May 2 14:07:32 2020
13 -- From        : interface description file
14 -- By          : Itf2Vhdl ver. 1.22
15 -----
16 --
17 -- Description : This is the top level design for the IF stage. It consists
18 of the PC, PC Adder, and the Instruction Buffer.
19 --
20 -----
21 library work;
22 use work.all;
23 library IEEE;
24 use IEEE.std_logic_1164.all;
25
26 entity IF_Stage is
27     port(
28         CLK : in STD_LOGIC;
29         Instruction_Data : in std_logic_vector(24 downto 0);
30         Instruction_Index : in std_logic_vector(5 downto 0);
31         Instruction : out STD_LOGIC_VECTOR(24 downto 0)
32     );
33 end IF_Stage;
34
35 --}} End of automatically maintained section
36
37 architecture IF_Stage of IF_Stage is
38     signal I_PC, address : std_logic_vector(5 downto 0);
39     begin
40         u1 : entity PC port map (CLK => CLK, PC_Next => I_PC, PC => address);
41         u2 : entity PC_Incrementer port map (PC => address, PC_Next => I_PC);
42         u3 : entity Instruction_Buffer port map (Instruction_Index =>
43             Instruction_Index, CLK => CLK, PC => address, Instruction => Instruction,
44             Instruction_Data => Instruction_Data);
45     end IF_Stage;
46

```