```
-----
1
2
    -- Title : R4_6_tb
-- Design : ALU
-- Author : Aaron Lin and Hang Chen
-- Company : Stony Brook University
3
4
5
7
    ______
8
9
10
   -- File : C:\my_designs\ALU\ALU\src\R4_6_tb.vhd
    -- Generated : Thu Apr 23 08:54:40 2020
11
    -- From : interface description file
-- By : Itf2Vhdl ver. 1.22
12
13
14
15
    ______
16
17
    -- Description : Testbench for the R4 110 Instruction. Checks if
    overflows and underflows are saturated properly, and checks if the normal
    case
18
           is calculated correctly. Each of the 2 64 bit fields are tested.
19
20
21
22
    library work;
23
    use work.all;
24
    library IEEE;
    use IEEE.std logic 1164.all;
25
26
    use IEEE.NUMERIC STD.all;
27
28
    entity R4_6_tb is
29
    end R4_6_tb;
30
31
    --}} End of automatically maintained section
32
33
    architecture R4_6_tb of R4_6_tb is
34
    signal ALUop : std_logic_vector(19 downto 0);
35
    signal Res, regA Data, regB Data, regC Data: std logic vector(127 downto
    constant period : time := 20ns;
36
37
    begin
38
39
         uut : entity ALU
           port map (ALUop => ALUop, Res => Res, regA Data => regA Data,
40
    regB Data => regB Data, regC Data => regC Data);
41
42
        tb : process
43
        begin
44
           wait for period/2;
45
46
           ALUop <= "10110XXXXXXXXXXXXXXXX;
47
48
           --Right most 64 bits
49
           --Testing max negative - (-1 * -1)
```

```
50
             regB Data <= (63 downto 0 => '1', others => '0');
             regC_Data <= (63 downto 0 => '1', others => '0');
51
52
             regA Data <= (63 => '1', others => '0');
             wait for period;
53
54
55
             -- Testing max positive - (1 * -1)
56
             regB Data <= (63 downto 0 => '1', others => '0');
57
             regC Data <= (0 => '1', others => '0');
58
             regA Data <= (62 downto 0 => '1', others => '0');
59
             wait for period;
60
61
             -- Testing (3 * 3) + 0
62
             regB Data <= (1 downto 0 => '1', others => '0');
63
             regC Data <= (1 downto 0 => '1', others => '0');
64
             regA Data <= (others => '0');
65
             wait for period;
66
             --Testing (-3 * 3) + 0
67
             regB_Data <= (1 \text{ downto } 0 \Rightarrow '1', \text{ others } \Rightarrow '0');
68
69
             regC Data <= (31 downto 2 => '1', 1 => '0', 0 => '1', others =>
     ' O ' ) ;
70
             regA Data <= (others => '0');
71
             wait for period;
72
73
             --Left most 64 bits
74
             --Testing max negative - (-1 * -1)
75
             regB Data <= (127 downto 64 => '1', others => '0');
             regC Data <= (127 downto 64 => '1', others => '0');
76
77
             regA Data <= (127 => '1', others => '0');
78
             wait for period;
79
80
             -- Testing max positive - (1 * -1)
81
             regB_Data <= (127 downto 64 => '1', others => '0');
82
             regC_Data <= (64 => '1', others => '0');
83
             regA Data <= (126 downto 64 => '1', others => '0');
84
             wait for period;
85
86
             --Testing (3 * 3) + 0
87
             regB_Data <= (65 downto 64 => '1', others => '0');
             regC_Data <= (65 downto 64 => '1', others => '0');
88
89
             regA Data <= (others => '0');
90
             wait for period;
91
92
             --Testing (-3 * 3) + 0
             regB Data <= (65 downto 64 => '1', others => '0');
93
             regC Data <= (127 downto 66 => '1', 65 => '0', 64 => '1', others
94
     => '0');
95
             regA Data <= (others => '0');
96
             wait for period;
97
98
             wait;
99
         end process;
100
101
     end R4 6 tb;
102
```