

```

1  -----
2  --
3  -- Title       : ID_EX
4  -- Design      : ID_EX
5  -- Author      : Aaron Lin and Hang Chen
6  -- Company     : Stony Brook University
7  --
8  -----
9  --
10 -- File        : c:\my_designs\ID_EX\ID_EX\src\ID_EX.vhd
11 -- Generated   : Fri May 1 12:36:02 2020
12 -- From        : interface description file
13 -- By          : Itf2Vhdl ver. 1.22
14 --
15 -----
16 --
17 -- Description : Register between ID and EX stage for storing the W_EN
18 -- signal, registers A, B, C, and D, the data of
19 -- registers A, B, and C, and ALUop.
20 -----
21 -----
22 library IEEE;
23 use IEEE.std_logic_1164.all;
24 use IEEE.NUMERIC_STD.all;
25
26 entity ID_EX is
27     port(
28         CLK : std_logic;
29         I_W_EN : in STD_LOGIC;
30         O_W_EN : out STD_LOGIC;
31         I_regA : in STD_LOGIC_VECTOR(4 downto 0);
32         I_regB : in STD_LOGIC_VECTOR(4 downto 0);
33         I_regC : in STD_LOGIC_VECTOR(4 downto 0);
34         I_regD : in STD_LOGIC_VECTOR(4 downto 0);
35         I_ALUop : in STD_LOGIC_VECTOR(19 downto 0);
36         I_regA_Data : in STD_LOGIC_VECTOR(127 downto 0);
37         I_regB_Data : in STD_LOGIC_VECTOR(127 downto 0);
38         I_regC_Data : in STD_LOGIC_VECTOR(127 downto 0);
39         O_regA : out STD_LOGIC_VECTOR(4 downto 0);
40         O_regB : out STD_LOGIC_VECTOR(4 downto 0);
41         O_regC : out STD_LOGIC_VECTOR(4 downto 0);
42         O_regD : out STD_LOGIC_VECTOR(4 downto 0);
43         O_ALUop : out STD_LOGIC_VECTOR(19 downto 0);
44         O_regA_Data : out STD_LOGIC_VECTOR(127 downto 0);
45         O_regB_Data : out STD_LOGIC_VECTOR(127 downto 0);
46         O_regC_Data : out STD_LOGIC_VECTOR(127 downto 0);
47     );
48 end ID_EX;
49
50 --}} End of automatically maintained section
51
52 architecture ID_EX of ID_EX is

```

```

53 begin
54
55     process(CLK)
56     variable W_EN : std_logic := '0';
57     type stor is array (0 to 3) of std_logic_vector(4 downto 0);
58     type stor2 is array (0 to 2) of std_logic_vector(127 downto 0);
59     variable ALUop : std_logic_vector(19 downto 0) := std_logic_vector(
to_unsigned(0, 20));
60     variable reg : stor := (others => "00000");
61     variable data : stor2 := (others => X"00000000000000000000000000000000");
62 );
63
64     begin
65         if rising_edge(CLK) then
66             W_EN := I_W_EN;
67             reg(0) := I_regA;
68             reg(1) := I_regB;
69             reg(2) := I_regC;
70             reg(3) := I_regD;
71             ALUop := I_ALUop;
72             data(0) := I_regA_Data;
73             data(1) := I_regB_Data;
74             data(2) := I_regC_Data;
75
76             O_W_EN <= W_EN;
77             O_regA <= reg(0);
78             O_regB <= reg(1);
79             O_regC <= reg(2);
80             O_regD <= reg(3);
81             O_ALUop <= ALUop;
82             O_regA_Data <= data(0);
83             O_regB_Data <= data(1);
84             O_regC_Data <= data(2);
85
86         end if;
87     end process;
88 end ID_EX;
89

```