```
1
2
   -- Title : EX_WB
-- Design : EX_WB
-- Author : Aaron Lin and Hang Chen
-- Company : Stony Brook University
3
5
7
    ______
8
9
10 -- File : c:\my_designs\EX_WB\EX_WB\src\EX_WB.vhd
11 -- Generated : Fri May 1 14:30:19 2020
12 -- From : interface description file
13 -- By : Itf2Vhdl ver. 1.22
14 --
15
   ______
16
17 -- Description : Register between EX and WB stage for storing the W EN
   signal, result from ALU, and the register to write back to.
18
19 -----
20 library IEEE;
21 use IEEE.std logic 1164.all;
22
23 entity EX WB is
24
       port(
25
            I W EN : in STD_LOGIC;
26
            0 W EN : out STD_LOGIC;
            CLK: in STD LOGIC;
27
28
            I_Res : in STD_LOGIC_VECTOR(127 downto 0);
29
            I_regD : in STD_LOGIC_VECTOR(4 downto 0);
30
            0 Res : out STD LOGIC VECTOR(127 downto 0);
31
            0 regD : out STD LOGIC VECTOR(4 downto 0)
32
            );
33 end EX_WB;
34
35
   --}} End of automatically maintained section
36
37 architecture EX WB of EX WB is
38 begin
39
40
       process(CLK)
41
       variable W EN : std logic := '0';
       variable Res : std_logic_vector(127 downto 0) := (others => '0');
42
43
       variable regD : std_logic_vector(4 downto 0) := (others => '0');
44
       begin
45
           if rising edge(CLK) then
46
              W EN := I W EN;
47
              Res := I Res;
48
              regD := I regD;
              0 W EN <= W EN;
49
50
              0 Res <= Res;</pre>
51
              0 regD <= regD;</pre>
52
          end if;
```

```
File: C:/my_designs/ESE_345/EX_WB/EX_WB/src/EX_WB.vhd (/EX_WB_tb/uut)
```

```
end process;
54 end EX_WB;
55
```

- 2 -