```
1
2
    -- Title : reg128b_32_tb
-- Design : register_128b
-- Author : Aaron Lin and Hang Chen
-- Company : Stony Brook University
3
5
7
    ______
8
9
10
    -- File
    C:\my designs\register 128b\register 128b\src\reg128b 32 tb.vhd
11
    -- Generated : Mon Apr 20 12:29:21 2020
    -- From : interface description file
-- By : Itf2Vhdl ver. 1.22
12
13
14
    - -
15
    ______
16
17
    -- Description : Testbench for the 32 128 bit registers. Tests if
    registers are written to when W EN is low, if registers are written to
    when
18
    -- W EN is high, repeated again to see if multiple writes work, and if
    reads on the same register at the same time work.
19
    ______
20
21
    library work;
22
    use work.all;
23
    library IEEE;
24
    use IEEE.std logic 1164.all;
25
    library work;
26
    use work.all;
27
    use IEEE.NUMERIC STD.all;
28
29
    entity reg128b_32_tb is
30
    end reg128b_32_tb;
31
32
    --}} End of automatically maintained section
33
34
    architecture reg128b 32 tb of reg128b 32 tb is
35
        signal CLK, W EN : STD LOGIC;
36
        signal I_regA, I_regB, I_regC, I_regD : STD_LOGIC_VECTOR(4 downto 0);
37
        signal I DataIn, 0 regA, 0 regB, 0 regC : STD_LOGIC_VECTOR(127 downto
38
        constant period : time := 20ns;
39
    begin
40
41
        uut : entity reg128b 32
            port map (CLK => CLK, W EN => W EN,
42
            I regA => I regA, I regB => I regB, I regC => I regC, I regD =>
43
    I regD, I DataIn => I DataIn, 0 regA => 0 regA, 0 regB => 0 regB, 0 regC
    => 0 regC);
44
45
46
        clk process : process
```

```
47
          begin
48
              CLK <= '0';
49
              wait for period/2;
50
              CLK <= '1';
51
              wait for period/2;
52
          end process;
53
54
          tb: process
55
          begin
56
              wait for period/2;
57
58
59
              --Checks if registers are written to even though W EN is low
60
              W EN <= '0';
61
              I_regA <= std_logic_vector(to_unsigned(0, I_regA'length));</pre>
62
              I_regB <= std_logic_vector(to_unsigned(1, I_regB'length));</pre>
              I_regC <= std_logic_vector(to_unsigned(2, I_regC'length));
I_regD <= std_logic_vector(to_unsigned(0, I_regD'length));</pre>
63
64
65
              I_DataIn <= std_logic_vector(to_unsigned(100, I_DataIn'length));</pre>
66
              wait for period;
67
68
              I reqD <= std logic vector(to unsigned(1, I reqD'length));</pre>
69
              wait for period;
70
71
              I reqD <= std logic vector(to unsigned(2, I reqD'length));</pre>
72
              wait for period;
73
74
              --Checks if registerA is written to when W EN is high
75
              W EN <= '1':
76
              I regD <= std_logic_vector(to unsigned(0, I regD'length));</pre>
77
              wait for period;
78
79
              --Checks if registerB is written to when W EN is high
80
              I_regD <= std_logic_vector(to_unsigned(1, I_regD'length));</pre>
81
              wait for period;
82
83
              --Checks if registerC is written to when W EN is high
84
              I_regD <= std_logic_vector(to_unsigned(2, I_regD'length));</pre>
85
              wait for period;
86
87
              --Checks if registers are written again even when W EN is low
88
              W EN <= '0';
89
              I reqD <= std logic vector(to unsigned(0, I reqD'length));</pre>
90
              I DataIn <= std logic vector(to unsigned(1, I DataIn'length));</pre>
91
              wait for period;
92
93
              I regD <= std_logic_vector(to unsigned(1, I regD'length));</pre>
94
              I DataIn <= std_logic_vector(to unsigned(2, I DataIn'length));</pre>
95
              wait for period;
96
97
              I reqD <= std logic vector(to unsigned(2, I reqD'length));</pre>
98
              I DataIn <= std_logic_vector(to unsigned(3, I DataIn'length));</pre>
99
              wait for period;
100
101
              --Checks if registers are written to again when W EN is high
102
              W EN <= '1';
103
              I DataIn <= std_logic_vector(to unsigned(1, I DataIn'length));</pre>
```

```
104
             wait for period;
105
106
             I regD <= std_logic_vector(to unsigned(1, I regD'length));</pre>
107
             I DataIn <= std_logic_vector(to unsigned(3, I DataIn'length));</pre>
108
             wait for period;
109
             I regD <= std_logic_vector(to unsigned(0, I regD'length));</pre>
110
             I DataIn <= std logic vector(to unsigned(2, I DataIn'length));</pre>
111
             wait for period;
112
113
             I regD <= std logic vector(to unsigned(100, I regD'length));</pre>
114
             I_DataIn <= std_logic_vector(to_unsigned(16, I_DataIn'length));</pre>
115
116
             wait for period;
117
118
              --Read the same registers at the same time
119
             I_regA <= std_logic_vector(to_unsigned(100, I_regA'length));</pre>
              I_regB <= std_logic_vector(to_unsigned(100, I_regB'length));</pre>
120
             I_regC <= std_logic_vector(to_unsigned(100, I_regC'length));</pre>
121
122
123
             wait;
124
             end process;
125 end reg128b 32 tb;
126
```