

```
1  -----
2  --
3  -- Title       : IF_ID
4  -- Design      : IF_ID
5  -- Author      : Aaron Lin and Hang Chen
6  -- Company     : Stony Brook University
7  --
8  -----
9  --
10 -- File        : c:\my_designs\IF_ID\IF_ID\src\IF_ID.vhd
11 -- Generated   : Fri May 1 11:45:22 2020
12 -- From        : interface description file
13 -- By          : Itf2Vhdl ver. 1.22
14 --
15 -----
16 --
17 -- Description : Single 25 bit register for storing Instruction between IF
18 --              and ID stage.
19 --
20 -----
21 library IEEE;
22 use IEEE.std_logic_1164.all;
23
24 entity IF_ID is
25     port(
26         CLK : in STD_LOGIC;
27         I_Instruction : in STD_LOGIC_VECTOR(24 downto 0);
28         O_Instruction : out STD_LOGIC_VECTOR(24 downto 0)
29     );
30 end IF_ID;
31
32 --}} End of automatically maintained section
33
34 architecture IF_ID of IF_ID is
35 begin
36     process(CLK)
37     variable reg : std_logic_vector(24 downto 0) := (others => '0');
38     begin
39         if rising_edge(CLK) then
40             reg := I_Instruction;
41             O_Instruction <= reg;
42         end if;
43     end process;
44 end IF_ID;
```