

```

1  -----
2  --
3  -- Title       : R4_7_tb
4  -- Design      : ALU
5  -- Author      : Aaron
6  -- Company     : Stony Brook University
7  --
8  -----
9  --
10 -- File        : C:\my_designs\ALU\ALU\src\R4_7_tb.vhd
11 -- Generated   : Thu Apr 23 09:27:52 2020
12 -- From       : interface description file
13 -- By        : Itf2Vhdl ver. 1.22
14 --
15 -----
16 --
17 -- Description : Testbench for the R4 111 Instruction. Checks if overflows
18 --              and underflows are saturated properly, and checks if the normal case
19 --              is calculated correctly. Each of the 2 64 bit fields are tested.
20 --
21 -----
22 library work;
23 use work.all;
24 library IEEE;
25 use IEEE.std_logic_1164.all;
26 use IEEE.NUMERIC_STD.all;
27
28 entity R4_7_tb is
29 end R4_7_tb;
30
31 --}} End of automatically maintained section
32
33 architecture R4_7_tb of R4_7_tb is
34     signal ALUop : std_logic_vector(19 downto 0);
35     signal Res, regA_Data, regB_Data, regC_Data : std_logic_vector(127 downto
36     0);
37     constant period : time := 20ns;
38     begin
39         uut : entity ALU
40             port map (ALUop => ALUop, Res => Res, regA_Data => regA_Data,
41             regB_Data => regB_Data, regC_Data => regC_Data);
42
43         tb : process
44             begin
45                 wait for period/2;
46
47                 ALUop <= "10111XXXXXXXXXXXXXXXXXX";
48
49                 --Right most 64 bits
50                 --Testing max negative - (-1 * -1)
51                 regB_Data <= (63 downto 0 => '1', others => '0');
52                 regC_Data <= (63 downto 0 => '1', others => '0');

```

```

51         regA_Data <= (63 => '1', others => '0');
52         wait for period;
53
54         --Testing max positive - (1 * -1)
55         regB_Data <= (63 downto 0 => '1', others => '0');
56         regC_Data <= (32 => '1', others => '0');
57         regA_Data <= (62 downto 0 => '1', others => '0');
58         wait for period;
59
60         --Testing (3 * 3) + 0
61         regB_Data <= (33 downto 32 => '1', others => '0');
62         regC_Data <= (33 downto 32 => '1', others => '0');
63         regA_Data <= (others => '0');
64         wait for period;
65
66         --Testing (-3 * 3) + 0
67         regB_Data <= (33 downto 32 => '1', others => '0');
68         regC_Data <= (63 downto 34 => '1', 33 => '0', 32 => '1', others =>
'0');
69         regA_Data <= (others => '0');
70         wait for period;
71
72         --Left most 64 bits
73         --Testing max negative - (-1 * -1)
74         regB_Data <= (127 downto 64 => '1', others => '0');
75         regC_Data <= (127 downto 64 => '1', others => '0');
76         regA_Data <= (127 => '1', others => '0');
77         wait for period;
78
79         --Testing max positive - (1 * -1)
80         regB_Data <= (127 downto 64 => '1', others => '0');
81         regC_Data <= (96 => '1', others => '0');
82         regA_Data <= (126 downto 64 => '1', others => '0');
83         wait for period;
84
85         --Testing (3 * 3) + 0
86         regB_Data <= (97 downto 96 => '1', others => '0');
87         regC_Data <= (97 downto 96 => '1', others => '0');
88         regA_Data <= (others => '0');
89         wait for period;
90
91         --Testing (-3 * 3) + 0
92         regB_Data <= (97 downto 96 => '1', others => '0');
93         regC_Data <= (127 downto 98 => '1', 97 => '0', 96 => '1', others
=> '0');
94         regA_Data <= (others => '0');
95         wait for period;
96
97         wait;
98     end process;
99
100 end R4_7_tb;
101

```