```
-----
1
2
    -- Title : R4_2_tb
-- Design : ALU
-- Author : Aaron Lin and Hang Chen
-- Company : Stony Brook University
3
5
7
    ______
8
9
10
   -- File : C:\my_designs\ALU\ALU\src\R4_2_tb.vhd
    -- Generated : Tue Apr 21 22:51:52 2020
11
    -- From : interface description file
-- By : Itf2Vhdl ver. 1.22
12
13
14
15
    ______
16
    -- Description : Testbench for the R4 010 Instruction. Checks if overflows
17
    and underflows are saturated properly, and checks if the normal case
18
           is calculated correctly. Each of the 4 32 bit fields are tested.
19
20
21
    library work;
22
    use work.all;
23
    library IEEE;
    use IEEE.std_logic_1164.all;
24
25
    use IEEE.NUMERIC STD.all;
26
27
    entity R4 2 tb is
28
    end R4_2_tb;
29
30
    --}} End of automatically maintained section
31
32
    architecture R4_2_tb of R4_2_tb is
    signal ALUop : std_logic_vector(19 downto 0);
33
    signal Res, regA_Data, regB_Data, regC_Data : std_logic_vector(127 downto
34
35
    constant period : time := 20ns;
36
    begin
37
38
        uut : entity ALU
39
            port map (ALUop => ALUop, Res => Res, regA Data => regA Data,
    regB Data => regB Data, regC Data => regC Data);
40
41
        tb: process
42
        begin
43
            wait for period/2;
44
45
           ALUop <= "10010XXXXXXXXXXXXXXXX;
46
47
            -- Right most 32 bits
48
            --Testing max negative - (-1 * -1)
49
            regB_Data <= (31 downto 0 => '1', others => '0');
50
            regC Data <= (31 downto 0 => '1', others => '0');
```

```
51
             regA Data <= (31 => '1', others => '0');
52
             wait for period;
53
54
             --Testing max positive - (1 * -1)
             regB Data <= (31 downto 0 => '1', others => '0');
55
56
             regC Data <= (0 => '1', others => '0');
57
             regA Data <= (30 downto 0 => '1', others => '0');
58
             wait for period;
59
60
             --Testing 0 - (3 * 3)
61
             regB_Data <= (1 \text{ downto } 0 \Rightarrow '1', \text{ others } \Rightarrow '0');
             regC Data <= (1 downto 0 => '1', others => '0');
62
             regA_Data <= (others => '0');
63
64
             wait for period;
65
             --Testing 0 - (-3 * 3)
66
             regB Data <= (1 downto 0 => '1', others => '0');
67
             regC_Data <= (31 downto 2 => '1', 1 => '0', 0 => '1', others =>
68
     ' 0 ' ) ;
69
             regA Data <= (others => '0');
70
             wait for period;
71
72
             --Next 32 bits
73
             --Testing max negative - (-1 * -1)
             regB_Data <= (63 downto 32 => '1', others => '0');
74
75
             regC Data <= (63 downto 32 => '1', others => '0');
76
             regA Data <= (63 => '1', others => '0');
77
             wait for period;
78
79
             --Testing max positive - (1 * -1)
80
             regB Data <= (63 downto 32 => '1', others => '0');
81
             regC_Data <= (32 => '1', others => '0');
82
             regA_Data <= (62 downto 32 => '1', others => '0');
83
             wait for period;
84
85
             --Testing 0 - (3 * 3)
             regB Data <= (33 downto 32 => '1', others => '0');
86
             regC_Data <= (33 downto 32 => '1', others => '0');
87
88
             regA_Data <= (others => '0');
89
             wait for period;
90
91
             --Testing 0 - (-3 * 3)
             reqB Data <= (33 downto 32 => '1', others => '0');
92
             regC Data <= (63 downto 34 => '1', 33 => '0', 32 => '1', others =>
93
     ' 0 ' ) ;
94
             regA Data <= (others => '0');
95
             wait for period;
96
97
             --Next 32 bits
98
             --Testing max negative - (-1 * -1)
             regB Data <= (95 downto 64 => '1', others => '0');
99
             regC Data <= (95 downto 64 => '1', others => '0');
100
             regA Data <= (95 => '1', others => '0');
101
102
             wait for period;
103
104
             --Testing max positive - (1 * -1)
             regB Data <= (95 downto 64 => '1', others => '0');
105
```

```
106
             regC Data <= (64 => '1', others => '0');
             regA_Data <= (94 downto 64 => '1', others => '0');
107
108
             wait for period;
109
110
             --Testing 0 - (3 * 3)
             regB Data <= (65 downto 64 => '1', others => '0');
111
             regC Data <= (65 downto 64 => '1', others => '0');
112
113
             regA Data <= (others => '0');
114
             wait for period;
115
116
             --Testing 0 - (-3 * 3)
117
             regB_Data <= (65 downto 64 => '1', others => '0');
             regC Data <= (95 downto 66 => '1', 65 => '0', 64 => '1', others =>
118
     ' O ' ) ;
119
             regA Data <= (others => '0');
             wait for period;
120
121
122
             --Left most 32 bits
             --Testing max negative - (-1 * -1)
123
             regB Data <= (127 downto 96 => '1', others => '0');
124
             reqC Data <= (127 downto 96 => '1', others => '0');
125
126
             regA Data <= (127 => '1', others => '0');
127
             wait for period;
128
129
             --Testing max positive - (1 * -1)
             regB Data <= (127 downto 96 => '1', others => '0');
130
131
             regC Data <= (96 => '1', others => '0');
132
             regA Data <= (126 downto 96 => '1', others => '0');
133
             wait for period;
134
135
             --Testing 0 - (3 * 3)
             regB Data <= (97 downto 96 => '1', others => '0');
136
137
             regC_Data <= (97 downto 96 => '1', others => '0');
138
             regA Data <= (others => '0');
139
             wait for period;
140
141
             -- Testing 0 - (-3 * 3)
142
             regB_Data <= (97 downto 96 => '1', others => '0');
             regC Data <= (127 downto 98 => '1', 97 => '0', 96 => '1', others
143
     => '0');
144
             regA Data <= (others => '0');
145
             wait for period;
146
147
             wait:
148
         end process;
149
150
    end R4 2 tb;
151
```