```
1
2
    -- Title : Forwarder_tb
-- Design : Forwarder
-- Author : Aaron Lin and Hang Chen
-- Company : Stony Brook University
3
5
7
     ______
8
9
10
   -- File : c:\my_designs\Forwarder\Forwarder\src\Forwarder_tb.vhd
    -- Generated : Thu Apr 30 22:43:54 2020
11
    -- From : interface description file
-- By : Itf2Vhdl ver. 1.22
12
13
14
15
    ______
16
17
    -- Description : This is the testbench for the Forwarding Unit. Checks if
    the correct Mux is triggered to select the forwarded output
18
    -- from WB stage if the input registers to the ALU is the same as the
    register to be written in the WB stage.
19
20
    ______
21
    library work;
22
    use work.all;
23
    library IEEE;
24
    use IEEE.std logic 1164.all;
25
    use IEEE.NUMERIC STD.all;
26
27
    entity Forwarder_tb is
28
    end Forwarder tb;
29
30
    --}} End of automatically maintained section
31
32
    architecture Forwarder_tb of Forwarder_tb is
    signal W_EN, Mux1_Selector, Mux2_Selector, Mux3_Selector : std_logic;
33
    signal regA, regB, regC, regD : \overline{\text{std\_logic\_vector}}(4 downto 0);
34
35
    constant period : time := 20ns;
36
    begin
37
38
        uut : entity Forwarder port map (W EN => W EN, Mux1 Selector =>
    Mux1 Selector, Mux2 Selector => Mux2 Selector, Mux3 Selector =>
    Mux3 Selector,
39
            regA => regA, regB => regB, regC => regC, regD => regD);
40
41
        tb: process
42
        begin
43
            wait for period/2;
44
45
            --No forwarding because prior instruction is not writing to
    register
46
            regA <= (others => '1');
47
            regB <= (3 downto 0 => '1', others => '0');
48
            regC <= (others => '0');
```

```
49
              regD <= (others => '1');
50
              W EN <= '0';
51
              wait for period;
52
53
              --No forwarding due to different registers being written back to
     and being used in ALU input
54
              W EN <= '1';
              regD <= (1 => '1', others => '0');
55
56
              wait for period;
57
58
              --Forwarding to Mux1
              regD <= (others => '0');
59
60
              wait for period;
61
62
              --Forwarding to Mux2
63
              regD <= (3 downto 0 => '1', others => '0');
64
              wait for period;
65
              --Forwarding to Mux3
66
67
              regD <= (others => '1');
68
              wait for period;
69
70
              --Forwarding to Mux1 and Mux2
              regC <= (1 => '1', others => '0');
regB <= (1 => '1', others => '0');
regD <= (1 => '1', others => '0');
71
72
73
74
              wait for period;
75
76
              --Forwarding to Mux1 and Mux3
77
              regC <= (2 => '1', others => '0');
              regA <= (2 => '1', others => '0');
regD <= (2 => '1', others => '0');
78
79
80
              wait for period;
81
82
              --Forwarding to Mux2 and Mux3
83
              regA <= (3 => '1', others => '0');
              regB <= (3 => '1', others => '0');
84
              regD <= (3 => '1', others => '0');
85
86
              wait for period;
87
88
              --Forwarding to all
              regC <= (4 => '1', others => '0');
89
              regB <= (4 => '1', others => '0');
90
              regA <= (4 => '1', others => '0');
91
              regD <= (4 => '1', others => '0');
92
93
              wait for period;
94
95
              wait;
96
97
          end process;
98
99
     end Forwarder tb;
100
```