```
1
2
   -- Title : IF_Stage
-- Design : Instruction_Fetch
-- Author : Aaron Lin and Hang Chen
-- Company : Stony Brook University
3
7
    ______
8
9
10 -- File
   c:\my designs\Instruction Fetch\Instruction Fetch\src\IF Stage.vhd
   -- Generated : Sat May 2 14:07:32 2020
12 -- From : interface description file
13 -- By : Itf2Vhdl ver. 1.22
14 --
15
   ______
16
17 -- Description : This is the top level design for the IF stage. It consists
   of the PC, PC Adder, and the Instruction Buffer.
18
19 .....
20 library work;
21 use work.all;
22 library IEEE;
23 use IEEE.std_logic 1164.all;
24
25 entity IF Stage is
26
      port(
27
            CLK : in STD LOGIC;
28
            Instruction_Data : in std_logic_vector(24 downto 0);
29
            Instruction Index : in std logic vector(5 downto 0);
30
            Instruction : out STD_LOGIC_VECTOR(24 downto 0)
31
32 end IF_Stage;
33
34
   --}} End of automatically maintained section
35
36 architecture IF Stage of IF Stage is
   signal I PC, address : std logic vector(5 downto 0);
37
38 begin
39
40
       u1 : entity PC port map (CLK => CLK, PC Next => I PC, PC => address);
       u2 : entity PC_Incrementer port map (PC => address, PC_Next => I_PC);
u3 : entity Instruction_Buffer port map (Instruction_Index =>
41
42
   Instruction Index, CLK => CLK, PC => address, Instruction => Instruction,
   Instruction Data => Instruction Data);
43
   end IF Stage;
44
45
46
```