```
-----
1
2
   -- Title : R3_5_tb
-- Design : ALU
-- Author : Aaron Lin and Hang Chen
-- Company : Stony Brook University
3
7
   ______
8
9
10 -- File : C:\my_designs\ALU\ALU\src\R3_5_tb.vhd
11 -- Generated : Fri Apr 24 20:32:29 2020
12 -- From : interface description file
13 -- By : Itf2Vhdl ver. 1.22
14 --
15
   ______
16
17 -- Description : Testbench for the R3 00101 Instruction. Checks if the
   rightmost 32 bits of rs1 is copied to each of the 4 32 bits of result.
18
19 -----
20 library work;
21 use work.all;
22 library IEEE;
23 use IEEE.std logic 1164.all;
24 use IEEE.NUMERIC STD.all;
25
26 entity R3 5 tb is
27 end R3_5_tb;
28
29 --}} End of automatically maintained section
30
31
   architecture R3 5 tb of R3 5 tb is
32 signal ALUop : std_logic_vector(19 downto 0);
33 signal Res, regA_Data, regB_Data, regC_Data : std_logic_vector(127 downto 0
34
  constant period : time := 20ns;
35 begin
36
37
       uut : entity ALU
38
          port map (ALUop => ALUop, Res => Res, regA Data => regA Data,
   regB Data => regB Data, regC_Data => regC_Data);
39
40
      tb: process
41
       begin
42
          wait for period/2;
43
44
          ALUop <= "11XXX00101XXXXXXXXXX";
45
46
          regA Data <= (31 downto 0 => '1', others => '0');
47
          wait for period;
48
49
          wait;
50
     end process;
```

```
File: C:/my_designs/ALU/ALU/src/R3_5_tb.vhd
```

```
51
52 end R3_5_tb;
53
```

- 2 -