Interrupt Controller

Overview:

In any system, Processor acts as the **MASTER** and the other peripheral controller act as the **SLAVE**. Slaves can't directly get into the processor as the processor will be working on some other interrupts at the same time. Thus, we are in need of Interrupt Controller to manage the interrupts.

*Working***:**

Processor will have numerous peripherals (KYB, USB, etc.,) via AMBA APB protocol and they all want to use the processor, therefore it is the responsibility of the Interrupt Controller to prioritise the interrupts based on the necessity.

Assume that we have three scenarios;

- Lowest peripheral has the lowest priority
- Lowest peripheral has the highest priority
- Random peripheral has the random priority

Design a Verilog code for Interrupt Controller and write a testbench to verify it.



Timing diagram of random peripheral has the random priority



Timing diagram of lowest peripheral has the highest priority