

# ELECTRONICS

CLASSMATE

Date \_\_\_\_\_  
Page \_\_\_\_\_


## SEMI - CONDUCTOR

Band - theory of cond'n

(Range of Energies)

e<sup>-</sup> of isolated atoms occupy discrete energy levels. But, when atoms come close, these energy levels are disturbed.

This disturbances cause e<sup>-</sup>s to occupy a range of energies, called a band.



Forbidden band decides the nature of material i.e. conductor, insulator or semi-conductor.

C.B

C.B


{Overlap } // / / } V.B

} F.B (large)

V.B

Conductors

Insulators




### Semiconductors

eg	Si	Ge
F.B	1.1 eV	0.7 eV

Si forms bond  
with neighbouring Si  
atoms.

∴ No free  $e^-$



But thermal excitation


causes bond to break &

$e^-$  jumps from V.B  $\rightarrow$  C.B


(Pure / Intrinsic  
semiconductor)

∴ Hole created in V.B

In pure semi-cond. (Intrinsically) 
$$\frac{(\# \text{Holes})}{(\text{in V.B})} = \frac{(\# e^- \text{ in})}{(\text{C.B})}$$



→ Hole as a charge carrier



On application of  $\vec{E}_{ext}$ , hole moves toward direction of  $\vec{E}$ .

Hence current flows

So, hole behaves as +ve charge



- Mobility - Drift speed acq. by charge carrier in unit  $\vec{E}$

$\mu_h$  → mobility of hole




$\mu_e$  → mobility of  $e^-$

$$\Rightarrow \boxed{v_{d_e} = \mu_e E} \quad \boxed{v_{d_h} = \mu_h E}$$

$$\mu_e > \mu_h \quad \left( \because \text{some energy is lost in breaking bond } e^- \text{ for filling the hole} \right)$$

## → Doping (Extrinsic Semiconductor)

Mixing of impurities in pure semiconductor



p-type s-cond.

n-type s-cond.

Majority charge carriers — Holes  
Minority charge carriers — free  $e^-$

Majority — free  $e^-$   
Minority — Holes

$$N_H \sim N_A$$

$$N_e \sim N_D$$


VOTE: Hole is formed from where  
the  $e^-$  is brought to fill the hole i.e. V.B

$$N_H \cdot N_e = N_i^2$$

Q.  $N_i = 10^4 \text{ /m}^3$ . Si crystal doped with acceptor type impurity. 1 out of  $10^8$  Si atoms is displaced by acceptor atom. If Si has  $10^{28} \text{ atoms/m}^3$ , find  $N_H$  &  $N_e$

$$\text{A. } N_H = N_e = 10^{28-8} \text{ /m}^3 = 10^{20} \text{ /m}^3 \quad \therefore N_H \cdot N_e = N_i^2 \\ \Rightarrow N_e = 10^{(14) \times 2 - 20} \\ = 10^8 \text{ /m}^3$$


### PN JUNCTION DIODE



$\vec{E}$  formed in depletion layer directed from  $N \rightarrow P$

This develops a potential diff. b/w N & P known as barrier pot. cliff

Any charge carrier must acq. of V energy to overcome the depletion layer. Hence it prevents dep. layer from growing.




## → Biasing

Connecting PN junction diode to battery is called biasing

P N




(Electronic symbol)  
(for PN diode)



Find biasing

Reverse biasing

Ideal PN junction diode allows current to flow in only one direction i.e. find.




Applying Ext (by battery) in a particular bias after the depletion layer & barrier voltage

CLASSMATE

- Rev  $\rightarrow$  D.L & B.V  $\uparrow$
- Fwd  $\rightarrow$  D.L & B.V  $\downarrow$

Date \_\_\_\_\_

Page \_\_\_\_\_



{ Minor [e<sup>-</sup>-P-type]  
charge carriers are able  
to conduct electricity  
size of depletion layer } } Actual

Breakdown

Avalanche

- (Breaking of bond due  
to high KE of minority  
charge carriers accelerated  
by ext. field)

Zener

- (Breaking of bond  
due to force applied  
on bond e by external  
field)

Diffusion

- (mov. of charge carriers  
towards PN junction).

Current

[Formed at]  
[PN junction]

Drift

- (Mov. of charge carriers  
away from PN junction  
due to external field)

In Fwd biasing  $\rightarrow$  only diffusion current

Rev. biasing  $\rightarrow$  both diffusion & drift current

DIODE IN CIRCUITS


Behaves as

Fwd biased - Wire


Bwd biased - Open switch



- Fwd biased resistance ( $R_f$ ) to be considered if given
- Barrier  $V$  / knee / threshold Voltage to be considered as a battery if given



- Reverse saturation current to be considered if given





**REMARK:** To solve circuits, if not evident assume diode to be either fwd or bwd biased.

Proceed as usual. If no contradictions arise, the assumption is correct.

eg let's assume the diode  
is rev. biased

$$\Rightarrow V_1 - V_2 = 11$$




Since  $11 > -5$

$\Rightarrow$  Diode is rev. biased \*

\* Potential across  
diode to be  
considered

→ Zener diode

Always attached bwd  
biased in circuit




Its breakdown voltage is used to  
regulate voltage across a load

If  $E > V_{\text{breakdown}}$ ,


it draws current i.t

$V_{\text{breakdown}}$  maintained across  
it



Otherwise, acts as regular diode

(open switch in this  
case since rev. biased)




→ Rectifier

AC → DC

• Central Transformer Method

load in which  
DC req. attached to  
centre.




In one half-cycle  
of AC, one diode is  
fwd biased & other is  
rev biased

Full-wave rectifier


(current rectified)  
(in full cycle)

Hence current is maintained  
in same dirn for load





current only  
rectified in one  
of the half-cycles.

Half-wave rectifier




NOTE:

To smoothen D.C. ripples, we use  
Filter Circuit



### Bridge Rectifier

In one half cycle of AC,  
either  $D_1$  &  $D_4$   
or  $D_2$  &  $D_3$  are active.




So current is maintained in same direction for load

## → Light Emitting Diode (LED)



When attached in rev. biased, excites  $e^-$   
which release radiation on de-excitation

## TRANSISTOR


3 terminal device



Bipolar Junction Transistor : Emitter base collector  
(BJT)



p-n-p transistor



n-p-n transistor

## Electronic symbols

REMARK: Dircn of Arrow shows the dircn of current flowing in And biased E-B Junc

$E \rightarrow B$

$(P \rightarrow n)$

↓

p-n-p

$B \rightarrow E$

$(P \rightarrow n)$

↓

n-p-n

## Physical Characteristics


Base - Thin & low doped

Emitter - Heavy doped

Collector - Moderately doped

(Input current)                  (Output current)

$$i_E = i_B + i_C$$



(common Base)  
(current gain)

$$\alpha = \frac{i_C}{i_E} \quad \text{for D.C}$$

common base config


$$= \frac{\Delta i_C}{\Delta i_E} \quad \text{for A.C}$$

$\alpha$  is fixed for a  
given transistor

NOTE: Transistor is a current driven device, i.e. output current is independent of the battery attached in output circuit

(Common Emitter)  
(current gain)

$$\beta = \frac{i_C}{i_B} \quad \text{for D.C}$$



$$= \frac{\Delta i_C}{\Delta i_B} \quad \text{for A.C}$$

$\beta$  is fixed  
for a given transistor

Common emitter config

NOTE:

$$\alpha < 1 \quad \& \quad \beta > 1$$

$$\beta = \frac{i_c}{i_B} = \frac{i_c}{i_e - i_c} = \frac{\alpha}{1-\alpha} \Rightarrow \boxed{\beta = \left( \frac{\alpha}{1-\alpha} \right)}$$


OR

$$\alpha = \left( \frac{\beta}{1+\beta} \right)$$

Q In a transistor, only 10% of the charge carriers combine with charge carriers of base. Find  $\beta$ .

A.  $i_B = \frac{10}{100} i_e \Rightarrow i_B = 0.1 i_e$

$$i_e = i_B + i_c \Rightarrow i_c = 0.9 i_e \Rightarrow \beta = \frac{i_c}{i_B} = \frac{0.9 i_e}{0.1 i_e} = 9$$

Q.

$V_{EB \text{ jxn}} = 0.7 \text{ V}$ ,  $\alpha = 0.9$   
Find  $i_c$ ,  $i_B$  &  $V_{CB \text{ jxn}}$

A. ① KVL on left loop  
 $2 - 10i_e - 0.7 \Rightarrow i_e = 0.13 \text{ A}$   
 $i_c = \alpha i_e = 0.117 \text{ A}$   
 $i_c + i_B = i_e \Rightarrow i_B = 0.013$

② KVL on right loop  
 $-V_{CB} + 40 - 100 i_c \Rightarrow V_{CB} = 28.3 \text{ V}$

NOTE:

1. Here, even if  $40V$  is changed,  $i_c$  remains same since it is only dependent on  $i_E$  (through  $\alpha$ )

Instead  $\Delta V_{BC}$  changes


If  $40V$  is changed to less than  $4.7V$   
 $\Rightarrow \Delta V_{BC} \leq 0 \Rightarrow$  Transistor won't work  
properly

This circuit is called Amplifier Circuit as power is getting amplified


31/08/2023

## DIGITAL CIRCUITS

Analog - Continuous signal



Digital - Discrete signal



We use digital signals since analog signal is more prone to noise during transmission.

- Gate - Digital device having one or many input, but only one output


### → Primary Gates

1. NOT -  $\times$  

$X$	NOT $X$ ( $\bar{X}$ )
1	0
0	1

(Truth Table  
for NOT gate)

2. OR -




<u>X</u>	<u>Y</u>	<u>X OR Y (X + Y)</u>
0	0	0
0	1	1
1	0	1
1	1	1

(Truth Table  
for OR gate)

3.


AND -



<u>X</u>	<u>Y</u>	<u>X AND Y (X.Y)</u>
0	0	0
0	1	0
1	0	0
1	1	1



(Truth table  
for AND Gate)

→ Electrical Equivalent




Input (switch) :      0      1  
 glowing      Not glowing

Output (Bulb) :      Not glowing      glowing



NOT



01/09/2023

→ Boolean Algebra

$$X + \bar{X} = 1$$

$$X \cdot \bar{X} = 0$$

$$X + 1 = 1$$

$$X \cdot 1 = X$$

$$X + X = X$$





$$X \cdot X = X$$

$$X \cdot (Y + Z) = X \cdot Y + X \cdot Z$$


De-Morgan's Lawe

$$\overline{X+Y} = \overline{X} \cdot \overline{Y}$$


$$\overline{X \cdot Y} = \overline{X} + \overline{Y}$$

NORNAND


NAND & NOR gates are called universal gates since any gate can be formed using these 2 gates (separately or combined)




NOT gate using NAND & NOR




AND gate using NAND




OR gate using NOR



OR gate using NAND




AND gate using NOR





<u>X</u>	<u>Y</u>	<u><math>X \oplus Y</math></u>
0	0	0
0	1	1
1	0	1
1	1	0

(Truth table  
for XOR)



XOR gate  
(Half bit adder)




<u><math>x</math></u>	<u><math>y</math></u>	<u><math>\overline{x \oplus y}</math></u>
0	0	1
0	1	0
1	0	0
1	1	1

(Truth table)  
for XNOR

Q.



Find the gate.



A.

X: 0 1 0 1 0 1 0 1 0

Y: 0 1 1 0 0 0 1 1 0

O: 0 0 1 1 0 1 1 0 0 → XOR gate