5

8

5

5

20

7

# [SLAMIC UNIVERSITY OF TECHNOLOGY (IUT) ORGANISATION OF ISLAMIC COOPERATION (OIC)

pepartment of Computer Science and Engineering (CSE) WSTER FINAL EXAMINATION

SUMMER SEMESTER, 2016-2017

WIJON: 3 Hours

**FULL MARKS: 150** 

CSE 4205: Digital Logic Design

There are 8 (eight) questions. Answer any 6 (six) and the question paper. There are 8 (eight) questions. Answer any 6 (six) of them.

Figures in the right margin indicate marks.

Susors are used to monitor the pressure and the temperature of a chemical solution stored in The circuitry for each sensor produces a HIGH voltage when a specified maximum where is exceeded. An alarm requiring a LOW voltage input must be activated when either pressure or the temperature is excessive. Design a circuit for this application.

Find the complement of F = x + yz; then show that F.F' = 0 and F + F' = 1. Show that the dual of the exclusive-OR is equal to its complement. 10

Design a combinational circuit that converts a decimal digit from 2,4,2,1 code to 8,4,-2,-1 10 code.

Use a Karnaugh map to simplify the following expression to minimum form as directed: 12 F(W,X,Y,Z) = (X+Y')(W+Z')(X'+Y'+Z')(W+X+Y+Z) (To minimum SOP form)

F(A,B,C,D) = A'B' + AB' + C'D' + CD' (To minimum POS form)

A majority function is a combinational circuit which generates output 1 when the input variables have more 1s than 0s and 0 otherwise. Based on this argument design a 3-input majority function.

Show that  $A O B O C O D = \sum (0, 3, 5, 6, 9, 10, 12, 15)$ .

In number system, complements play a vital role in subtraction. There are two different methods of complement - r's and (r-1)'s complements. What are the basic reasons behind using two different types of complements in number system?

An ABCD-to-seven-segment decoder is a combinational circuit that converts a decimal digit in BCD to an appropriate code for the selection of segments in an indicator used to display the decimal digit in a familiar form. The seven outputs of the decoder (a, b, c, d, e, f, and g) select the corresponding segments in the display, as shown in Fig. 1(a). The numeric display thosen to represent the decimal digit is shown in Fig. 1(b). Using a truth table and Karnaugh maps, design the BCD-to-seven-segment decoder using a minimum number of gates. The six invalid combinations should result in a blank display.




Figure 1(a): Segment Designation.



Figure 1(b); Numerical designation for display.

What are the differences between a synchronous counter and an asynchronous counter? In sequential circuit, "Race around condition" creates a problem generating unstable output. Explain how it is generated in sequential circuit but not in combinational circuit with appropriate appropriate timing diagram. Describe possible remedies to fix this problem with appropriate examples. examples and figures.

How can a universal shift register can be developed from a bidirectional shift register where register operation will be selected as a 4 bits universal shift register where register operation will be selected as How can a universal shift register can be developed a shift register operation will be selected account a figure of a 4 bits universal shift register where register operation will be selected account a figure of a 4 bits universal shift register where register operation will be selected account a figure of a 4 bits universal shift register where register operation will be selected account a figure of a 4 bits universal shift register where register operation will be selected account a figure of a 4 bits universal shift register where register operation will be selected account a figure of a 4 bits universal shift register where register operation will be selected account a figure of a 4 bits universal shift register where register operation will be selected account a figure of a 4 bits universal shift register where register operation will be selected account a figure of a 4 bits universal shift register where register operation a figure of a 4 bits universal shift register where register operation are considered account and a figure of a 4 bits universal shift register where register operation are considered account and a figure of a 4 bits universal shift register where register operation are considered account and a figure of a 4 bits universal shift register operation are considered account and a figure of a 4 bits universal shift register operation are considered account and a figure of a 4 bits universal shift register operation and a figure of a 4 bits universal shift register operation and a figure of a 4 bits universal shift register operation and a 4 bits universal shift register operation are considered as a figure of a 4 bits universal shift register operation and a 4 b to the following table (Table 1).

Table 1: Register option table for question 4(c)

Mode Variables	Register Operation
$S_1 \longrightarrow S_0$	Parallel Loading
0	Shift Left
0 1	Shift Right
	No Change

Write down the truth table of a D flip-flop. From the table prove that  $Q_{(t+1)} = D$ . Where  $Q_{(t+1)} = D$  is the next state of the output.

the present input and  $Q_{(t+1)}$  is the next state of the output. the present input and Q<sub>(i+1)</sub> is the field state of the present input and Q<sub>(i+1)</sub> is the field state of the present input and Q<sub>(i+1)</sub> is the field state of the present input and Q<sub>(i+1)</sub> is the field state of the present input analog clock which is the present input and Q<sub>(i+1)</sub> is the field state of the present input and Q<sub>(i+1)</sub> is the field state of the present input and Q<sub>(i+1)</sub> is the field state of the present input and Q<sub>(i+1)</sub> is the field state of the present input and Q<sub>(i+1)</sub> is the field state of the present input and Q<sub>(i+1)</sub> is the field state of the present input and Q<sub>(i+1)</sub> is the field state of the present input analog clock which is the present input and Q<sub>(i+1)</sub> is the field state of the present input and Q<sub>(i+1)</sub> is the field state of the present input and Q<sub>(i+1)</sub> is the field state of the present input and Q<sub>(i+1)</sub> is the field state of the present input and Q<sub>(i+1)</sub> is the field state of the present input and Q<sub>(i+1)</sub> is the field state of the present input and Q<sub>(i+1)</sub> is the field state of the present input and Q<sub>(i+1)</sub> is the field state of the present input and Q<sub>(i+1)</sub> is the field state of the present input and Q<sub>(i+1)</sub> is the field state of the present input and Q<sub>(i+1)</sub> is the field state of the present input and Q<sub>(i+1)</sub> is the field state of the present input and Q<sub>(i+1)</sub> is the field state of the present input and Q<sub>(i+1)</sub> is the field state of the present input and Q<sub>(i+1)</sub> is the field state of the present input and Q<sub>(i+1)</sub> is the field state of the present input and Q<sub>(i+1)</sub> is the field state of the present input and Q<sub>(i+1)</sub> is the field state of the present input and Q<sub>(i+1)</sub> is the field state of the present input and Q<sub>(i+1)</sub> is the field state of the present input and Q<sub>(i+1)</sub> is the field state of the present input and Q<sub>(i+1)</sub> is the field state of the present input and Q<sub>(i+1)</sub> is the field state of the present input and Q<sub>(i+1)</sub> is the field state of the present input and Q<sub>(i+1)</sub> is the field state of the present input and Q<sub>(i+1)</sub> is the field state of the q 5. a)

Consider an analog clock as Fig. 2(a) and clock, you can count from 0001(Binary of light presented in Fig. 2(b). In this binary analog clock, you can count from 0001(Binary of light presented in Fig. 2(b). presented in Fig. 2(b). In this billary aliance to draw an asynchronous counter circuitry consideration of 12<sub>10</sub>). Now you have to draw an asynchronous counter circuitry consideration of 12<sub>10</sub>.

this binary analog clock.

[Hints: An asynchronous counter starts counting from its highest or lowest possible states are 0,000 and 1111 [Hints: An asynchronous counter, lowest and highest states are 0000 and 111] respecting But both of these states are absent for this scenario. So initially you can start your con from 0000 state but it won't be repeated anymore.]




Figure 2(a): Analog Clock.




Figure 2(b): Binary Analog Clock.

- c) Discuss relative comparison among R-S flip flop, J-K flip flop and Master-Slave flip flop with the help of appropriate diagrams and truth tables.
- "The ROM is used to implement a complex combinational circuit in one IC package." but 6. a) on this statement discuss its internal configuration and how it is used as memory device.
  - How is the 4-to-2 encoder different from a 4-to-1 multiplexer? Draw the truth lables following a south following combinational circuits:
    - i. 16-to-4 priority encoder.
    - 16-to-1 multiplexer.
  - c) Derive the state diagram from the following state table (Table 2).

Table 2: State table for question 6(c)

	1 4010 2. 31	are table for qu	uestion 6(c)	
Present State	Next State		Output	
State	x = 0	x = 1	x = 0	x = 1
- u	<u></u>	Ь	0	0
c	d	С	0	0
d		e	0	0
е	g	а	ı	0
ſ	<u>a</u>	c	0	0
g		b	1	- 1
h	8	h	0	1
1 6.1		-		^

Reduce the number of the states in the state table and tabulate the reduced state table. As show the reduced state diagram.

state 'd' of the given state table, find the output sequence (different states) with an input sequence 0 1 1 1 0 0 1 0 0 1 1. Do the same for the sequence of from state with an input sequence 0 1 1 1 0 0 1 0 0 1 1. Do the same for the reduced state diagram and show that the output sequence is the same for the best and show that the output sequence is the same for the best and show that the output sequence is the same for the best and the best an with an impact with an and show that the output sequence is the same for the reduced state diagram and show that the output sequence is the same for the both cases for a light sequence. inpul sequence.

ripple counter toggle (T) flip flop is normally used. In a Digital Logic Design a apple and a logic Design is normally used. In a Digital Logic Design experiment you are asked to implement a 4 bit ripple up-down counter but there is of T flip flop in laboratory. Only you can use D flip flop as they are available at You know the conversion between different flip flops. Now how can you for I flip flop using only D flip flop? Thip flop using only D flip flop?

Fig. 3. State which output is the MSR and which is the ripple counter outputs Q<sub>0</sub>, Q<sub>1</sub> and Q<sub>2</sub> of the ripple counter which is the LSB. Assume that you all-zeros state (000) as shown below Assume that I is 200. which is the LSB. Assume that you allow the all-zeros state (000) as shown below. Assume the J-K flip-flops are rising-edgepigered.




Figure 3: Timing Diagram.

subtractor is a combinational circuit that can take three bits as input and produce two 10 basoutput. Now implement a full subtractor circuitry using convenient multiplexer.

h Fig. 4 a Pattern Detection Machine is demonstrated which recognizes the sequence 20 Mio. This pattern detection machine is nothing but a finite state machine that represents a symmial circuit. It produces output found = 1 when the sequence is occurred otherwise and = 0. Based on this scenario answer the following questions:




Figure 4: Pattern Detection Machine.

Draw and label the transitions in the state diagram where states are START, GOT0, GOT01, GOT011, and GOT0110.

Write the state table from the state diagram.

Using J-K flip flop build a pattern detector circuit which can detect the sequence "0110" following Design procedure.

For the following input bit stream, generate the output bit stream considering 'overlapping' condition:

Input bit stream = 00111001101101010

hat is the purpose of power-on **LOAD** input in register?

5

8

7

#### ISLAMIC UNIVERSITY OF TECHNOLOGY (IUT) ORGANISATION OF ISLAMIC COOPERATION (OIC)

### Department of Computer Science and Engineering (CSE)

SEMESTER FINAL EXAMINATION

SUMMER SEMESTER, 2017-2018

**DURATION: 3 Hours** 

**FULL MARKS: 150** 

#### CSE 4205: Digital Logic Design

Programmable calculators are not allowed. Do not write anything on the question paper.

There are 8 (eight) questions. Answer any 6 (six) of them.

Figures in the right margin indicate marks.

- Show that the dual of the exclusive-OR is equal to its complement. 5 1. a) Find the value of  $\mathbf{x}$  for the following equations: 10 x = 9's complement of  $(453)_{10}$  $(110101.101)_2 = (\mathbf{x})_4$ ii. iii. x = BCD of 8620iv. x = Excess-3 code of 37 Define following terms (Draw diagram if necessary): 10
  - Demultiplexer
  - Encoder ii.
  - iii. Pulse and Edge Trigger
  - Race Condition
- 2. a) Suppose, input to a combinational circuit is a 4 bit binary number. Design a circuit with 15 minimum gates for the following:

7

- Output, P = 1, if the number is prime
- Output, Q = 1, if the number is divisible by 3
- Obtain the simplified Boolean expressions for output F and G in terms of the input 10 variables in the circuit of Figure below and construct their truth table.




Figure 1: A combinational Circuit.

- a) Design a combinational circuit that generates the 9's complement of a BCD digit. b) Show that the characteristic equation for the complement output of a JK flip-flop is 10 8 Q(t+1) = J'Q' + KO.
  - Explain the differences among a truth table, a state table, a characteristic table, and an excitation table. Also, write the differences among a Boolean equation, a state equation, a characteristic equation, and a flip-flop input equation.

5 10

10

lŋ 15

20

5

5

10

10

5

4. What is Master-Slave flip-flop? Explain with block diagram and logic diagram.

Design the conversion of JK flip flop into D flip flop and T flip flop. b)

Design a 5 bit parity generator and parity checker with their corresponding equations.

5. Design a BCD to Seven segment display circuit using decoder. a)

A sequential circuit with two D flip-flops A and B, two inputs, x and y; and one output z is specified by the following next-state and output equations.

$$A(t + 1) = xy' + xB$$
  

$$B(t + 1) = xA + xB'$$
  

$$z = A$$

- Draw the logic diagram of the circuit. i.
- ii. List the state table for the sequential circuit.
- Draw the corresponding state diagram. iii.
- Design a modulo-16 counter, using JK flip flop with the following sequence: 6.

7,6,5,4,3,2,1,0,8,9,10,11,12,13,14,15,7,6,5,...

- b) What is the maximum propagation delay from clock to output for the counter of the Question 6.(a)? Explain your answer assuming necessary variables.
- What is the difference between serial and parallel transfer? What type of register is used in 7. a)
  - Draw the logic diagram of a four-bit register with four D flip-flops and four  $4 \times 1$ multiplexers with mode selection inputs  $S_1$  and  $S_0$ . The register operates according to the

Table 1: Selection modes

Modes		
51	20	Register Operation
0	0	No change
1	0	Complement the four outputs
0	1	Clear register to 0 (and 1)
1	1	Clear register to 0 (synchronous with the clock) Load parallel data
41.		

- Write down the necessary equation accomplished by a 4 bit binary adder. Design that 4 bit magnitude comparator following those equations.
- The content of a 4 bit shift register is initially 1101. The register is shifted six times to the 8. right, with the serial input being 101101. What is the content of the register after each shift? b)

Construct a binary counter that counts from 0 through binary 127.

What is carry propagation delay of Binary Parallel Adder? How it can be reduced? Explain 10 10

Fogg./HD CSE 2<sup>nd</sup> Semester (64)

25 October 2016

10

### ISLAMIC UNIVERSITY OF TECHNOLOGY (IUT) ORGANISATION OF ISLAMIC COOPERATION (OIC)

Department of Computer Science and Engineering (CSE)

MESTER FINAL EXAMINATION

SUMMER SEMESTER, 2015-2016

RATION: 3 Hours

**FULL MARKS: 150** 

## CSE 4205: Digital Logic Design

There are 8 (eight) questions Answer and 6 (1) and the question paper. There are 8 (eight) questions. Answer any 6 (six) of them.

Figures in the right margin indicate marks

	5 Sandy Marcate Harks.	
_	Describe the operation of a 3-bit up-down ripple counter using J-K flip-flop with relevant	7
1	fixed and provide shift register using D flip-flop and provide	10
,	nistinguish between PLA and PAL. Design disjoined PLA and PAL for the Boolean functions	8
	$y_{(ab,c)} = \sum_{(2,3,5,7)} (2,3,5,7)$	
	$ \gamma(a,b,c) = \sum_{n} (0,1,5) $ $ \gamma(a,b,c) = \sum_{n} (0,2,3,5) $	
	Find the value of $\mathbf{x}$ for the following equations:	5
2117	$(13442)_7 = (321020)\mathbf{x}$	10
6)	Describe the operation of a clocked S-R flip-flop with appropriate truth table, characteristic table, excitation table, characteristic equation and graphic symbol. How can a clocked S-R	10

flip-flop can be converted into a clocked D flip-flop? Design an asynchronous BCD counter and explain its operation. Mention a different type of 10

name for this counter.

10 a) Draw the following combinational logic circuit with appropriate truth table:

Octal-to-binary encoder

Binary-to-octal decoder ij,

b) Derive the state diagram from the following state table given in Table 1. Reduce the number of the states in the state table and tabulate the reduced state table. Also show the reduced state diagram.

Table 1: State table for Question 3(b)

Present Next State		Output		
		1	x = 0	x = 1
State	x = 0	x = 1	1 0	0
	f	- b	0	0
a		C	0	0
Ь	a		0	0
c	$f_{\underline{}}$	е	1	0
d	g	а	1	0
- 95°F	d	С	0	0
• е	u	h	1	1
f	f	1	0	1
Ø	g	h	1	1
<u>b</u>	g	а	1	0

Starting from state 'd' of the given state table, find the output sequence generated with an input sequence generated with a graph of the sequence generated with a graph of the sequence generated ge Starting from state 'd' of the given state table, find the state table/state diagram and show sequence 0 1 1 1 0 0 1 0 0 1 1. Do the same for the both cases for a same input sequence.

- that the output sequence is the same for the both case. Write down the truth table of a T flip-flop. From the table prove that  $Q_{(t+1)} = \overline{Q_{(t)}}$ . Where  $Q_{(t+1)} = \overline{Q_{(t)}}$ . is the present state and  $Q_{(t+1)}$  is the next state of the output.
- How can a full adder be implemented with the help of half adder? Draw necessary diagram. Describe necessary 4. a)

How can a full adder be implemented with the horizontal diagram. Describe possible remedits

with appropriate examples. Explain how a 2-bit gray code counter can be developed with J-K flip-flop with necessary diagram.

5. a) Design a 16:1 multiplexer with the help of 4:1 multiplexer.

What are the differences between a synchronous and an asynchronous counter? b)

- How can register store data with the help of flip-flop which store only a single bit? Explain with necessary diagram.
- "NAND and NOR gates can be defined as universal gate"- Explain. Design all basic logic 6. a) gates using NAND and NOR gates.

b) How can a universal shift register can be developed from a bidirectional shift register? Draw

a figure of a universal shift register.

- c) What do you mean by preset and clear input in the flip-flop? Use J-K flip-flop to describe their operations with necessary diagram and truth table.
- 7. a) Obtain the simplified expressions in i. POS and ii. SOP form for the Boolean function:  $F(w,x,y,z) = \prod (0,1,2,4,5,7,11,15)$ 
  - b) Develop the state table containing the present state, next state, input and output for the state diagram given below. Also find out the state equations for this state diagram.




Figure 1: State diagram for Question 7(b)

- "Flip-flop can be used to develop a counter"- Explain with necessary timing diagram.
- Distinguish between edge triggering and pulse duration/level triggering. Explain how a signal can be converted to 8. a) signal can be converted to an impulse signal using necessary circuit diagram.

Convert the D flip-flop to the T flip-flop following necessary steps. b)

Compare among R-S, J-K and master-slave J-K flip-flops with necessary diagram.