

Computer is a set of programmes

set of instructions

Computer needs a memory to store the program (processing unit \rightarrow CPU)

Mechanical machines
Transistors
Integrated Circuits

\rightarrow Vacuum tubes

\rightarrow VLSI

(very large scale integration)


(large no. of chips in small area)

Embedded computers

Moore's Law


The no. of transistors we put in an area will double every 2 years.

#



Von
Neumann
Architecture

GOOGLE GLASS



functional Units


Combinational

elements that work
on data value


State elements

elements that
contain state

Single bus Architecture



Group of lines that
serves as a connecting
path for several
devices.



Bus is a set of wires

↳ data is travelling over these


64-bit Machine

i.e. can process 64 bits of data in one go.


Nibble = 4 bits

int a = 8 (in 32-bit machine))

↳ 4 bytes of memory



- Two bus Architecture




Program gets stored in Hard Disk (secondary device)

non-writable in nature

data will not get rubbed if we close a file / remove that device from PC

OPERATING SYSTEM (a software)

- Manager of cache and everything in PC.
- also gets a memory in RAM.
- When we give a call (i.e. run a program), we ask OS to tell it that we are running a program. Now it's the job of OS to assign a memory to that program in RAM.
- file is stored in storage device, when we execute it, it goes to RAM (duplicate) and one by one instructions go to CPU & get run



HLL (high level lang.)

$$C = a + b$$

Compiler
Assembly lang.
Assembly lang. (mnemonics)

→ machine dependent lang.

ADD R₁, R₂, R₃
opcode
operands


Machine lang.

Modern


day condition

flip flop → store 1 bit of data
Register → collection of flip flops where one can store some data

CPU execute programs stored in the main memory



If 32-bit machine then



Register

General Purpose (GPR).

Special Purpose


(SPR)

do not know

so in 32-bit we are said ~~23~~ registers
so data in temporary stored in registers

PC, IR, Status Reg,
MDR, MAR.


① slide 11



- 0 → Gate level, made from transistors, used to form 2-bit memories.
- 1 → Collection of 8-32 registers form local memory of ALU
 → Registers & ALU connected forms date path
 → Data path controlled → SW or HW
 → Does fetching, examining & executing of instruction

- 2 → Instrucⁿ that are carried out
interpretively by underlying
levels
Everything lower is proprietary
- 3 → A new set of instrucⁿs, &
a different orgaⁿization,
ability to run 2 more programs
concurrently. **HYBRID LEVEL**
- 4 → finally have WORDS & ABBREVIATIONS
rather than just NUMBERS
- 5 → languages designed to be used by
applicans & programmers

If we have
4 words





If we have
8 words → go 3 bits of address
4 rows

$$2^{\text{bits}} = K \quad \text{no of rows}$$

Word
addressable

Each word
is having
an address



Q. Diff slow byte & word addresable


Byte addressable

11	10	9	8 (b ³)
7	6	5 (b ¹)	4 (b ²)
3	2	1	0 (b ⁰)

unit = 4 byte

char = 1 byte

Word addressable



If say, fetch the character from address 5, then that will be brought

If say, fetch the character from address 1 then, whole word will be brought and then character will be fetched

2 MB RAM

$$2 \times 2^{20} \text{ bytes} = 2^{21} \text{ bytes} = 2^{21} \text{ bits}$$

90 21 bits of address
word

Each byte has 4 bytes

$$\frac{2^{21}}{2^2} \text{ words}$$

$$(0 \rightarrow 2^{19}) \leftrightarrow 2^{19} \text{ words}$$

INSTRUCTION REGISTER


holds the instrucⁿ currently being executed.

PROGRAM COUNTER (PC) → keep track of instruction

- always points to the next instruction to be executed
- as the next file we open and the current file is running so the next file get stored in a specific register (not in PC)
- file stored in PC has not been executed

MAR Memory Address Register



MDR Memory Data Register



2000H

Total 21 bits (see on next page)

0 0000 0010 0000 0000 0000



in word addressable

as soon as instruction from PC move to MAR
so next instruction will move to PC

(ie. 2001H)


if byte addressable

(move 2004H)

If 2MB RAM \rightarrow 2^{21} bytes
i.e. 21 bits of address

~~possible of MAR~~ = 21 if byte addressable
= 19 if word

Program memory is divided in these 4 parts



* Unidirectional

memory is not sending the address back

∴ the processor is accessing the memory

∴ CPU \rightarrow RAM is address bus (unidirectional)

Reading / Loading

RAM \rightarrow CPU

i.e. we are reading data, have access to data

Writing / Store

CPU \rightarrow RAM

i.e. we are writing or storing data to memory

• Decimal to binary

$$\text{eg } 13 \quad \begin{array}{r} 13 \\ \downarrow \\ 2^3 + 2^2 + 2^0 \end{array}$$

1101

decimal = base 10
binary = base 2

• Decimal to hexadecimal

eg I 2000

$$\begin{array}{r} 7.256 + 208 \\ \hline 13.16 \\ \begin{array}{r} 7 \\ 256s \\ \hline 16s \\ \hline 0 \end{array} \end{array}$$


$$\begin{array}{l} A = 10 \\ B = 11 \\ C = 12 \\ D = 13 \\ \hline 16^0 = 1 \\ 16^1 = 16 \\ 16^2 = 256 \\ 16^3 = 4096 \end{array}$$

$$(2000)_{10} = (7D0)_{16}$$

eg II 2000

decimal \rightarrow binary \rightarrow hexadecimal

$$(2000)_{10} \rightarrow (1111\cancel{1}010000)_2 \quad (7D0)_{16}$$




Hexadecimal to decimal

$$(7D0)_{16} \longrightarrow$$

$$\begin{array}{r} 0 | 16^0 \times 0 = 0 \\ D | 16^1 \times 13 = 208 \\ 7 | 16^2 \times 7 = \dots \\ \hline 2000 \end{array}$$

$$\begin{aligned} (1AB)_{16} &\longrightarrow 16^0 \times 11 + 16^1 \times 10 + 16^2 \times 1 \\ &= 427 \end{aligned}$$

• Decimal To Octal



Octal To decimal

$$(42)_8 \rightarrow 8^0 \times 2 = 2 \\ 8^1 \times 4 = 32 \rightarrow 34$$

Fetch - Decode - Execute

2400 H address \oplus 11 in PC
from here it moves to MAR & PC get incremented by 4 (byte addressable)
(Then MAR pao that address through address bus and get the access to data.
Data is passed to MDR.
MDR passes that data to IR.

Decoder decodes the instruction \oplus bit in IR.

opcode	operands	destinations	source
ADD	R1, R2, R3	$R_1 \leftarrow R_1 + R_2$ $R_2 \leftarrow R_1 + R_3$	

3 address instruction
(due to \oplus one of 3 operands)


2 address instruction	ADD R1, R2	$R_1 \leftarrow R_1 + R_2$ $R_2 \leftarrow R_1 + R_2$
-----------------------	------------	--

1 address instruction ADD R1 \rightarrow $Acc \leftarrow Acc + R_1$


0 address instruction ADD

Accumulator (Acc)

Special place ^{register} where data is put like in acc
 if 1 operand put in ADD other operand is taken from accumulator



for 1 Address



Q: How value get stored in ACCUMULATOR

int x,y,z

$$x = \sqrt{200}$$

$$y = 250$$

$$z = xy$$

→ HLL

LOAD R₁, 3000H

LOAD R₂, 3200H

ADD R₃, R₁, R₂

STORE R₃, 4000H

getting data from memory
to processor

$$\Rightarrow z = xy$$

LOAD R₁, ~~3000~~ @ 3000

LOAD R₂, 3200

ADD R₁, R₂

STORE R₁, 3350

Assembly
Lang.
not in
HLL

3000 / @ 3000

z	3350
y	250
x	3200
	3000

R_{1out}, R_{2out}, ADD, ALU temp IN


Mirror
Registers → ALU temp OUT, R_{1in}, END

CLOCK (CLK) CYCLE

If memory has been accessed then it will take more than 1 CLK cycle (ie more time)

Million → Mega
Billion → Giga


← 1 CLK CYCLES →



Lock hole

$\frac{1}{P}$ cycles/sec

from CLK cycle for this will be decided by how much time it takes to get implemented.



- ~~instruction will Address from the address bus it processes the Out from PC. It moves to MAR~~
 - ~~Then instruction will go to MDR and then to IR and then it will get decoded~~
- OS gives instruction to PC
PC sends the address to MAR

MAR address bus → fetching the sending the data to MDR → data bus → IR decodes

Instruction register → decoded right here
Memory read access again to (LOC A) 4000


→ 2 times access of Memory

- ① fetching the instruc~~n~~
- ② Accessing the loca~~n~~

3 bits \rightarrow 8 operators
 5 bits \rightarrow 32 registers
 21 bits \rightarrow memory address

011	00011	4000
Oper.	Reg.	Mem.

3 5 21



HYBRID newer versions of software

CISC

Complex Instruction Set Computer
 It was consuming much time and was a problem since it was a repetition process that come. This was not so easy always backward compatible

now a days

CISC

RISC easy to decode

Reduced Instruction Set Computer


Any new machine like RISC are always backward compatible ie: all things which could be done earlier could be done now too. less use of memory

- More use of GPR
- More storage space inside the processor

MULTIPROCESSOR (easier to program)

less time

relates to one micro-instruction directly executed on hardware



processor has to connect together

At one time only one processor can access

Pipelining:

overlapping the execⁿ of successive instrucⁿs.

Superscalar operaⁿ


multiple instrucⁿ pipelines are implemented in the processor

To improve T

① Increase R

- Improve IC technology to make the ckt faster
- ↓ the amount of processing done in one basic step

② S → I



1. 1 instrucⁿ may equate with several RISC instrucⁿs.

2. Hard to pipeline

3. Multiple no. of cycles per instruction
SMALL CODE SIZE

1. Instrucⁿs are highly efficient, due to their simplicity
 - ↓ many lines of code
2. Easy to Pipeline
3. 1 cycle per instrucⁿ
LARGE CODE SIZE

- & operation CISC
- **goal**
 - 1. longer time to process instruction b/c of complex module
 - 2. less time
 - 3. emphasis mostly on hardware
 - 4. emphasis mostly on software

↓
Primary goal is to complete a task in few lines of assembly instruction has to be

big program → more storage

{ do doable } more
open within memory
a single instruc

MULT

Primary goal is to speed up individual instruction.


Long
LOAD
PROD
STORE

Performance Q


$$\frac{\text{Time}}{\text{program}} = \frac{\text{time}}{\text{cycle}} \times \underbrace{\frac{\text{cycles}}{\text{instruction}}}_{\text{RISC}} \times \underbrace{\frac{\text{instructions}}{\text{program}}}_{\text{CISC}}$$

minimize no. of cycles/instruction

minimize no. of instructions per program



If one processor is communicating others have to wait.




Multicomputer system


A processor connected to a memory is computer

A workstation is a high end computer/machine
More RAM, more speed

- One particular machine will control all network (ie Mainframe / Server)
- handling the network




Roll no. X5 for whole data then use of array processor



ARRAY PROCESSOR

A grid of processor ~~having~~ that perform the same sequence of instructions on diff. sets of data.

VECTOR PROCESSORS



Instruction
should be
less
given

for a Good Processor


- 1) Min^m GPR's
- 2) Min^m access of memory
- 3) Multi-Processors

Performance

Hardware design
Instruction set
Compiler

SPLIT MEMORY

Processor



Harvard Architecture

Before split memory,

if data is coming - then instruction is not coming
Both work the whole time

Performance eqⁿ

processor time
reqd. to execute a
program that
has been prepared
in HLL.

$$T = \frac{N \times S}{R}$$

Clock rate

no. of virtual machine lang.
instructions needed
complete the even avg. no. of basic steps

needed to execute
1 machine instruction
each step
completes in
1 clock cycle

3 WAYS TO REPRESENT NEGATIVE NO'S

①

Signed bit magnitude

The significant bit will be for sign

Most significant Bit (MSB)

11 00
J
signed

+0 0000
: 0001

! +7 0111

1111

0000
1111

-0
-1

0000

1111

+1

0000

$$-(2^{n-1} - 1) \text{ to } (2^{n-1} - 1)$$

J's complement

$$+2 \xrightarrow{\checkmark} -2$$

+0 0000
+1 10001
2's 11110
-1 0111
+7 0111

-1

1000
1001

1110
0000
+1

$$\begin{aligned} & 1 \times 2^7 + 1 \times 2^6 + 1 \times 2^5 - 1 \times 2^0 \\ & = 4 + 2 + 1 - 8 \\ & = 7 - 8 = -1 \end{aligned}$$

two possibilities of 0
so taking two's complement

Writing

$$\begin{array}{r} 0001 \\ 1110 \\ +1 \\ \hline 1000 \end{array}$$

Now we can represent 0 also by single representation of 0 ✓

$$-(2^{n-1}) \text{ to } +(2^{n-1} - 1)$$

2's comp.

0000

0001

1

1

1

0110

$$\Rightarrow u_3 \quad u_2 \quad u_1 \quad u_0$$

$$u_0 \times 2^0 + u_1 \times 2^1 + u_2 \times 2^2 + u_3 \times 2^3$$

1000

0111

$$\begin{array}{r} + \\ 1 \\ \hline 1000 \end{array}$$

→ Unsigned 8 bit representation

$$0 \rightarrow 255$$

$$0 \rightarrow (2^8 - 1)$$

→ Signed 8 bit represent

$$-(2^7) \text{ to } (2^7 - 1) \checkmark$$

$$\begin{array}{r} -128 \quad 50 \quad 127 \\ \hline \end{array}$$

$u_3 \ u_2 \ u_1 \ u_0 \ u_7 \ u_6 \ u_5 \ u_4$

$$2^7 \times u_1 + u_2 \times 2^2$$

unsigned

8.5

1000.1

$$\begin{array}{r} 5 \\ + 2 \\ \hline 0.0 \end{array}$$

8.5

$$\begin{array}{r} 1000.1 \\ 1000.1 \\ \hline 0.6 \end{array}$$

0

$$\begin{array}{r} 0.6 \\ \times \\ 0.6 \\ \hline 0.36 \end{array}$$

-9 four bit using 2's complement
not possible

→ 0001 (signed no.)

$$2^0 \times 1 + -1 \times 2^3 = -7$$

if signed no. then put sign

- 5-bit machine

$$1 \times 2^0 - 1 \times 2^3$$

$$11001$$

$$9 - 2^4 \times 1$$

$$9 - 16 \rightarrow -7$$

$$1001$$

$$0110$$

+1

$$\underline{0111}$$

$$111001$$

-7

just extend the signed bit


- 8 bit signed no.

$$\underline{\underline{0000}} \underline{0110}$$


sign extension

$$\begin{array}{r} 1100 \\ 1101 \\ \hline 10001 \end{array}$$

carry in sum carry



4 bit \rightarrow 4 full adder
8 bit \rightarrow 8 full adder
 n bit no. \rightarrow n full adder



n inputs $\rightarrow 2^n$ outputs

1010 (10) \rightarrow would go high in particular



$\begin{matrix} 1 & 0 & 1 & 0 \\ \leftarrow & 0 & 1 & 0 & 0 \end{matrix}$

1010 \rightarrow
1101 \leftarrow signed bit rep.
0101 \leftarrow unsigned bit rep.

- Combinational Circuit
 - The current output depends only on the current input
 - Just a set of logic gate implementing Boolean functions.

- Sequential Circuit

The current output depends on the current input and also the previous state of input



One clock cycle

- SR flip flop

Not defined if the state is 1,1

S	R	$O(t+1)$
0	0	No change $O(t)$
0	1	0 (reset to 0)
1	0	1 (set to 1)
1	1	Undefined

- JK flip flop

has defined output for S, 1

- D

D	$O(t+1)$
0	0
1	1

- Binary counter

Carry

$$\begin{array}{r}
 1101 \\
 -3 \\
 0101 \\
 \hline
 0010
 \end{array}$$

-3

5

5

→ carry not overflow

7 and 6 can be represented using 4 bits
but there ans can't

$$\begin{array}{r} 7 \\ + 6 \\ \hline 13 \end{array}$$

$$\begin{array}{r} 00111 \\ 0011100 \\ \hline 1101 \end{array}$$

negative no. (-3)

$$1 \times 2^0 + 1 \times 2^2 + 1 \times 2^3$$

$$\Rightarrow 32 \text{ bits } n \\ 32 \text{ bits } y \\] - 32 \text{ full adder}$$

if we are having 1 bit adder

$$\begin{array}{r} 11010010 \\ 01011101 \\ \hline 11001110 \end{array}$$

1 bit for n & 1 bit for y.

so we are reqd 8 full adder

if we are having 4 bit adder

so we are reqd 2 full adder

$$\begin{array}{r} 11010010 \\ 01011101 \\ \hline 11001110 \end{array}$$

Ripple
motion that is carried forward

$X - Y$

adding 2's complement of Y to X

Overflow

It occurs when sign of two operands is same.

$$\boxed{x_{n-1} \quad | \quad 0 \quad | \quad \overline{y_{n-1}} \quad \overline{s_{n-1}} + \overline{x_{n-1}} \cdot \overline{y_{n-1}} \cdot s_{n-1}}$$

$c_n \oplus c_{n-1}$

$x \ y \ c$ | $\underbrace{4 \text{ bits} \ \& \ 4 \text{ bits}}_{\text{for } 4 \text{ bits}} \rightarrow \text{result can't be stored in } 4 \text{ bits}$

Q. Multiplication of Unsigned No.s

$$\begin{array}{r}
 \text{multiplicand.} \\
 \begin{array}{r}
 \begin{array}{r}
 4 \rightarrow 1101 \\
 5 \text{ bit} \\
 4 \rightarrow 1011 \\
 \hline
 \end{array}
 \begin{array}{l}
 \text{Multiplicand} \\
 \text{Multiplexer} \\
 \text{Partial products}
 \end{array}
 \end{array}
 \\
 \begin{array}{r}
 1101 \\
 1011 \\
 \hline
 0000 \\
 1101 \\
 \hline
 10001111
 \end{array}
 \end{array}$$

13

Product 2 (n bit no.) is atmost $2n$ -bit no.
 $4 \text{ bit} \times 4 \text{ bit} \rightarrow 8 \text{ bit no.}$

Starting from LSB
 \rightarrow if multiplier bit == 1

add multiplicand to the product & shift right

\rightarrow if multiplier bit == 0

we simply shift the product to right

used LSB

 \rightarrow shifting the used LSB so we have to check only the LSB

In a 32-bit machine →
 will → 4 gate ic (32 bits) → for multiplier/multiplicand
 ↓
 64 bits for product (802 registers)

→ # Signed multiplication

$$\begin{array}{r}
 -13 \quad 10011 \\
 \times 11 \quad 01011 \\
 \hline
 110110011 \\
 11000000 \\
 1110011 \\
 000000 \\
 \hline
 1101110001
 \end{array}
 \quad \begin{array}{l} \text{Multiplicand (-ve)} \\ \text{Multiplier (+ve)} \end{array}$$

-143

#

11	Multiplicand (+ve)	$\xrightarrow{\text{2's}}$	10101	proceed
-13	<u>Multiplier (-ve)</u>		01101	same as

$$\begin{array}{r}
 1101110001 \\
 0000000000 \\
 101010101 \\
 01010101 \\
 00000000 \\
 \hline
 1101110001
 \end{array}$$

Booth Alg.

$$\begin{array}{r}
 0101101 \\
 \times 0011110 \rightarrow 30 \\
 \hline
 \end{array}$$

only 2 add's
 for reg.

$0100000 - 0000010$
 $0 + 100010$

add 2's complement

only 2 add^us
in reg.

↓
32 - 2
 $01000000 - 00000010$
 $\leftarrow \rightarrow 0 + 1000-10$
 ↓
 add 2's complement
 of multiplicand

$$\begin{array}{r}
 13 \\
 -6 \\
 \hline
 \begin{array}{r}
 \cancel{\overline{0}} \ 1110 \\
 \cancel{\overline{0}} \cancel{\overline{0}} \cancel{\overline{1}} \cancel{\overline{1}} \cancel{\overline{0}} \\
 0 \ 1 \ 1 \ 1 \ 0 \\
 \hline
 000000000000 \\
 1111100010 \\
 00001110 \\
 1110010 \\
 000000 \\
 \hline
 11110101100
 \end{array}
 \end{array}$$

$$\begin{array}{r}
 -6 \\
 13 \\
 \hline
 \begin{array}{r}
 11010 \\
 10010 \\
 \hline
 000000000000 \\
 0000000110 \\
 0000000000 \\
 000000000 \\
 111010 \\
 \hline
 1110101100
 \end{array}
 \end{array}$$

$$\begin{array}{r}
 -13 \\
 6 \\
 \hline
 \begin{array}{r}
 10010 \\
 010-10 \\
 \hline
 000000000000 \\
 000001110 \\
 000000000 \\
 1110010 \\
 0000000 \\
 \hline
 1110101100
 \end{array}
 \end{array}$$

$$\begin{array}{r}
 6 \\
 -13 \\
 \hline
 \begin{array}{r}
 00110 \\
 -10+10 \\
 \hline
 000000000000 \\
 111111010 \\
 00000110 \\
 00000000 \\
 111010 \\
 \hline
 11110101100
 \end{array}
 \end{array}$$

$$\begin{array}{rcl}
 01 & \xrightarrow{\quad} & +1 \\
 10 & \xrightarrow{\quad} & -1 \\
 11 & \xrightarrow{\quad} & 0 \\
 00 & \xrightarrow{\quad} & 0
 \end{array}
 \quad \left. \vphantom{\begin{array}{rcl} 01 & \xrightarrow{\quad} & +1 \\ 10 & \xrightarrow{\quad} & -1 \\ 11 & \xrightarrow{\quad} & 0 \\ 00 & \xrightarrow{\quad} & 0 \end{array}} \right\} \text{to reduce add'n in} \\
 \text{LSDR algorithm -}$$

$$\begin{array}{r}
 001011001110101100 \sim 9 \text{ add}^m \\
 0+1-+10-10+100-1+10-100 \sim 10 \text{ add}^n \\
 \hline
 \end{array}$$

worst
(bad case)

Best Case → a long string's of 1's (slipping over 1's)

Worst case 0's & 1's alternating

Q. by booth algorithm

$$\begin{array}{r} \text{Multiplicand} \\ \times \text{Multiplier} \\ \hline \end{array}$$

Shift		0000
Add		1011
Shift	Signed bit	1011
Add	11	101
shift		0010
Add		0001
shift		1011
Add		1100
shift		0110
		100

$$5 \times (-6) \xrightarrow{\text{ }} \begin{array}{r} 01100 \\ 1010 \\ \hline -44-10 \end{array} \rightarrow +6$$

Multifiber

$$\begin{array}{r}
 \boxed{+1 +0 -1 0} \\
 \hline
 0 -1 +1 -1 \\
 \hline
 0 4 1 0 4 0 1 7 \\
 0 1 0 -1 \\
 \hline
 0 1 0 -1 \\
 0 0 1 0
 \end{array}$$

010 110+ swap(3)

Bit-pair recording (more faster)

$$\begin{array}{r}
 111010 \\
 00-1\cancel{1}-1\cancel{0} \\
 \hline
 0 -1 -2 \\
 (-2+1) (-2+0)
 \end{array}
 \quad \leftarrow \text{bootm algo} \quad \rightarrow \text{2 shifts in product}$$

$\rightarrow 13$

$$\begin{array}{r}
 2^{13} \sqrt{101101} \\
 \hline
 11010
 \end{array}
 \Rightarrow
 \begin{array}{r}
 01101 \\
 01110
 \end{array}$$

$$\begin{array}{r}
 0000000000 \\
 1111000111 \\
 00001101 \\
 11100011 \\
 00000000 \\
 \hline
 11110110010
 \end{array}$$

\rightarrow

$$\begin{array}{r}
 01101 \\
 0-1 \quad \textcircled{-2} \rightarrow \text{shift by two} \\
 \hline
 1111100110
 \end{array}$$

$$\begin{array}{r}
 11110011 \\
 00000000 \\
 \hline
 11110110010
 \end{array}$$

$$\begin{array}{r}
 01101 \\
 -2 \\
 \hline
 10011 \\
 10011 \\
 \hline
 100110
 \end{array}$$

Slide
44

Carry Save add "Summands"

$$\begin{array}{c}
 A \oplus C \\
 \hline
 S_1 C_1 \quad S_2 C_2
 \end{array}$$

$$\begin{array}{c}
 S_3 C_2 \\
 \hline
 \text{Sum}
 \end{array}$$

Add

$$\begin{array}{r}
 101101 \\
 \times 111111 \\
 \hline
 101101 \\
 101101 \\
 101101 \\
 101101 \\
 101101 \\
 \hline
 101101
 \end{array}$$

BOOLEAN ALGEBRA

- Precedence Order →

NOT
AND
OR

- laws

→ Identity

Null

Idempotent

Inverse

Absorption

easy way of finding
the complement
of a given func De-Morgan's

$$1 \cdot u = u$$

$$0 + u = u$$

$$0 \cdot u = 0$$

$$1 + u = 1$$

$$u \cdot u = u$$

$$u + u = u$$

$$u \bar{u} = 0$$

$$u + \bar{u} = 1$$

$$u(u+y) = u$$

$$u + uy = u$$

$$(u\bar{y}) = \bar{x} + \bar{y}$$

$$(u+y) = \bar{u}\bar{y}$$

- To find complement of a given

Replace each variable → complement
change all ANDs → ORs
all ORs → ANDs

$$f(x,y,z) = (xy) + (\bar{x}z) + (yz) \rightarrow SOP$$

$$\bar{f} = \overline{(xy) + (\bar{x}z) + (yz)}$$

$$= (\bar{x}\bar{y})(\bar{x}z)(\bar{y}z)$$

$$= (\bar{x} + \bar{y})(x + z)(\bar{y} + z) \rightarrow POS$$

⇒ Easy to convert a function to SOP using its Boolean function

e.g. $f(x,y,z)$

$$\bar{u}y\bar{z} + \bar{u}y{z} + u\bar{y}\bar{z} + u\bar{y}{z} + u{y}\bar{z}$$

$$= \bar{u}y + u\bar{z} + u{y}z$$

u	y	z	$\bar{u}y\bar{z}$	$\bar{u}y{z}$	$u\bar{y}\bar{z}$	$u\bar{y}{z}$	$u{y}\bar{z}$	$\bar{u}y + u\bar{z} + u{y}z$
0	0	0	1	0	0	0	0	1
0	0	1	0	1	0	0	0	1
0	1	0	0	0	1	0	0	1
0	1	1	0	1	1	1	0	1
1	0	0	0	0	0	1	0	1
1	0	1	0	0	0	1	1	1
1	1	0	0	1	1	0	1	1
1	1	1	0	1	1	1	1	1

• LOGIC GATES

Integrated Circuits

contain collection of gates suited for a particular purpose.

→ AND OR NOT

→ XOR (Exclusive OR)





X	Y	$X \oplus Y$
0	0	0
0	1	1
1	0	1
1	1	0

→ NAND



→ NOR




Any Boolean function can be constructed using only NAND or only NOR gates.

They are inexpensive to manufacture.

• COMBINATIONAL CIRCUITS

$$f(x,y,z) = \cancel{x} \oplus \cancel{y} z = x + \bar{y}z$$

designed such that implements the Boolean func.




→ CLC produce a specified output at the instant when input values are applied

g. Half adder
Decoder



full adder
Multiplexers

① MULTIPLEXER

DATA SELECTOR
that selects binary information from one of many inputs and directs it to o/p line
→ **DATA SELECTOR**




2°1 MOX



E	S	Y
0	X	0
1	0	30
1	1	11

$$Y = E \cdot (\bar{s} \cdot j_0 + s \cdot j_1)$$




MUX TREE

To obtain higher order using lower order



$$\rightarrow \underbrace{4 \times 1}_{n=4} \text{ using } \underbrace{2 \times 1}$$

$$\begin{aligned} \frac{4}{2} &= 2 \\ + & \\ \frac{2}{2} &= 1 \end{aligned} \quad \left. \begin{array}{l} \text{---} \\ = 3 \end{array} \right\} 2 \times 1$$



② DECODER


function of decoder
is opp of encoder



$$m = 2^4$$


~~don't~~
Useful in selecting a memory location
arc. a binary value placed on the
address line of memory bus

③ HALF ADDER



A	B	S	C ₀
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

④ FULL ADDER



A	B	C_i	S	C_o
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


$$A + B + C_i = A \cdot B + C_i(A + B)$$

$$BC_i + AB + AC_i$$

thru K-mat


C_i	00	01	11	10
0	0	0	1	0
1	0	1	1	1
1	1	1	1	1
0	0	1	1	0

full adder Using half adder



$$A \cdot B + C_{in} \cdot (A + B)$$

Ripple Carry Adder (RCA)



(Carry-bit bubbles from one adder to next
thus configuration \rightarrow RCA)


• SEQUENTIAL CIRCUITS

O/p depends on the present i/p as well as prev. o/p or o/p's

① State changes as controlled by clocks


③ occur only when clock ticks.

② Special circuit - that sends electrical pulses thru a ckt. produce electrical waveforms \rightarrow High Low




④ circuits can change state on rising / falling edge
or when clock pulse reaches its high voltage

Level triggered circuits




① SR flip-flop / set/reset



S	R	$Q(t+1)$
0	0	At t no change
0	1	0 reset to 0
1	0	1 set to 1
1	1	Undefined


in real 3 inputs





modified
to provide
a stable
state when
both inputs = 1

S	R	$Q(t)$	$Q(t+1)$
0	0	0	0
0	0	1	1
0	1	0	0
1	0	1	1
1	0	0	0
1	1	1	0
1	1	0	1

② JK flip-flop / Jack Kilby




J	K	$Q(t+1)$
0	0	Q(t)
0	1	0
1	0	1
1	1	$\bar{Q}(t)$



③ D - flip flop

fundamental act of computer
memory



D	C	Q(t+1)
0	0	0
1	1	1

Behaviour of sequential circuits

① Can be expressed using characteristics table

FSMs

finite state machines

set consists of a set of nodes that holds the states by the machine & a set of arcs that connect the states.


(FSMs) → Only in the way the 0/p is generated

Mooré


Mealy

place outputs on each node


present them outputs on the transitions



function of present state only




function of present state as well as 0/p.



~~Post~~ ~~Logic~~ ~~Algorithmic state machine~~


Mealy



- They do not address the intricacies (complexities) of timing very well.
- Interfacing numerous signals is reqd. to advance a machine from one state to another.

↓ due to this

② ASMs (Algorithmic state machine)



⇒ ASM for microwave oven → 57

• Stateful Application

where the init. state of the machine depends on the current state of the machine & the input.

~~yes~~


→ 4 bit register consisting of D flip-flops

→ binary counter


↓
lower order bit is complemented
at each clock pulse

↓
whenever change from 0 → 1
next bit is complemented.

- n -bit adder / n -bit ripple carry adder




- k n -bit adder / Blocked Ripple Carry Adder



- n -bit subtractor

$$x - y = x + \bar{y} + 1$$

\bar{y} read as y 's complement



- n -bit adder / subtractor
↳ slide

• Detecting Overflow

↳ When sign of 2 operands is same & result sign is diff.

$$\begin{array}{r} g \\ + 6 \\ \hline 13 \end{array}$$

$$\begin{array}{r} 0 111 \\ 0 110 \\ \hline 1 01 \end{array}$$


↑
sum
↓
veno.

Cond'n for overflow


↳ Min. sum + Min. sum sum

$$\rightarrow C_n \oplus C_{n-1}$$

• Computing the add time



C available after 2 gate delays



$s_0 \rightarrow$ 1 gate delay
 $s_1 \rightarrow$ 3
 $s_2 \rightarrow$ 5

$c \rightarrow$ 2 gate delay
 $c \rightarrow$ 4
 $c_3 \rightarrow$ 6

for a n bit adder

$s_{n-1} \rightarrow (2n-1)$ gate delays | $c_n \rightarrow 2n$ gate delays

- Fast add
 - for a full adder

$$s_i = u_i \oplus y_i \oplus c_i$$

$$c_{i+1} = u_i y_i + u_i c_i + y_i c_i$$

$$= u_i y_i + c_i (u_i + y_i)$$

$\frac{u_i}{c_i}$ $\frac{y_i}{c_i}$

c_i & p_i

can be computed in
one gate delay

$$c_{i+1} = G_i + P_i c_i$$

generate func. propagate func.

- Carry look ahead

A	B	C_{in}	C_0
0	0	0	0
0	1	1	0
0	1	0	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

$$A \oplus B = 1$$

$$C_{in} = 1$$

$$A - B$$

$$C_0 = G + P \cdot C_{in}$$

\downarrow \downarrow

carry generator carry propagator

$$C_{i+1} = C_i + P_i G_{i-1} + P_i P_{i-1} G_{i-2} + \dots + P_i P_{i-1} \dots P_0 G_0 + P_i P_{i-1} \dots P_0 C_0$$


- 1 gate delay for $P_i \neq G_i$
- odd carries can be obtained by 3 gate delays

x, y, c_0 are applied


- 2 gate delays in the AND-OR circuit for c_{i+1}

$$\therefore S = \text{XOR of inputs} \rightarrow A \oplus B \oplus C$$

B-cell



4 bit Carry Look Ahead Adder



fan-in → Max. no. of inputs that a logic gate can accept.

slide 14

doubt

Bit-serial recoding of Multiplier

$\rightarrow \begin{array}{r} 0 \ 0 \ 0 \\ \hline 0 \ 0 \\ \hline 0 \end{array}$ Booth's
pairing

$\rightarrow \begin{array}{r} 1 \ 0 \ 0 \\ \hline -1 \ 0 \\ \hline -2 \end{array}$ multiplication


$$\rightarrow (01, 01)_B \xrightarrow[2^1 \text{ comp}]{\xrightarrow{2^1}} 10011$$

$$-2(x0110) \xrightarrow[2^1 \text{ comp}]{\xrightarrow{2^1}} 01111$$

$$\begin{array}{r} 00 \\ 01 + 1 \\ 10 - 1 \\ 11 \end{array}$$

Division

Subtracting the divisor \rightarrow adding the 2's complement




Control sequencer
will make sure that ~~some~~ dividend is
added to restore the remainder

~~4~~

$$13 \overline{)021}$$


$$\begin{array}{r} -12 \\ -11 \\ +1 \\ \hline 27 \\ -26 \\ \hline 1 \\ 13 \\ \hline \end{array}$$



~~g~~ ~~Divisor~~
11101 ~~2^5~~

$$10 \overline{)1000} \rightarrow \text{Dividend} (10)$$

$$\begin{array}{r} -10 \\ -10 \\ \hline 0 \\ 10 \\ \hline \end{array}$$



$$\text{Divident} \quad 7 = 0111$$

$$4 = 0100 \quad \xrightarrow{213} 1100$$

$$0100 \overline{)0111}$$

$$0100 \\ 1001 \\ \hline 1100$$

A B

0 0 0 0	0 1 1 1
0 0 0 0	1 1 0 0

shift 11 00 shift

Sub. 11 00

-ve → 01 00

Restore 01 00

A →

0 0 0 0

Shift 0 0 0 1 shift

Sub. 1 1 0 0

-ve 01 01

Restore 01 00

A →

0 0 0 1

Shift 0 0 1 1 shift

Sub. 1 1 0 0

-ve 01 11

Restore 01 00

A →

0 0 1 1

Shift 0 1 1 1 shift

Sub. 1 1 0 0

-ve 01 11

Restore 01 00

A →

0 0 1 1

Shift 0 0 0 1 shift

Sub. 1 1 0 0

-ve 00 11

Remainder

0 0 0 1

0 1 0 0 1

Non-Restoring Division

If $A = 0$
 shift
 sub

↓
 shift
 add

↓
 quo = 1 quo = 0

11101

(divisor)

$$\begin{array}{r} 00000 \\ \underline{\quad 00011} \\ 00001 \\ \underline{11101} \\ \hline 11110 \end{array}$$

$$\begin{array}{r} 11100 \\ \underline{00011} \\ \hline 11111 \end{array}$$

1000

0000

0000 quotient

Dividend = 1000

Divisor = 00011

$$\begin{array}{r} 00000 \\ \underline{00001} \\ 11101 \\ \hline A \rightarrow 11110 \end{array}$$

1000
000-

$$\begin{array}{r} 11100 \\ \underline{00011} \\ \hline A \rightarrow 11111 \end{array}$$

0000
000-

$$\begin{array}{r} 11110 \\ \underline{00011} \\ \hline A \rightarrow * 00001 \end{array}$$

0000
000-

$$\begin{array}{r} 00010 \\ \underline{11101} \\ \hline A \rightarrow 11111 \end{array}$$

0001
001-

$$\begin{array}{r} 00010 \\ \underline{00011} \\ \hline A \rightarrow 11111 \end{array}$$

0010
001-

$$\begin{array}{r} 00010 \\ \underline{00011} \\ \hline 00000 \end{array}$$

0010

Quotient

Remainder

Dividend

= 13

Divisor

= 3

$\underbrace{\quad}_{2 \text{ bits}}$

01101

00011

3 / 13

11 101

Initially

A \rightarrow 00000

Shift 00000

Sub 11101

01101

1101-

A \rightarrow 11101

1101 D

Shift 11011

101 D-

Add 00011

101 D

A \rightarrow 11110

0100-

Shift 11101

0100-

Add 00011

0100-

A \rightarrow 00000

0100-

Shift 00000

1001-

Sub 11101

1001-

A \rightarrow 11101

1001-

Shift 11011

0010-

Add 00011

0010-

A \rightarrow 11110

100100

Restore 00011

quotient

100001

remainder

finally add \rightarrow

divisor

since we get

the quotient

so add without

stuffing..

FRACTIONS

If we are having a float, how it is stored in memory

frac

$$0 \leq V(b)$$

$$\leq 01-2$$

for 32 bit machine

456

$$\text{Scientific notation} = 4.56 \times 10^2$$

$\frac{n}{m}$

$$S.N = \frac{m_1.m_2.m_3...m_y}{2^b}$$

mantissa

fraction

0.0100

10000

the power of
mantissa
top & bottom same
cancel up
bottom less or
positive

\Rightarrow IEEE
Binary
Normalized form

-0.75

-0.11


-1.1

$\times 2^{-1}$

shift left/right
lil I get
one digit.

we already know that
there is 1 but in
normalized form so
we need not to store
1. Store value after
decimal pt

need not to
store 2
(since we know
there is 2 but)
need to store
exponent



\Rightarrow Excess b₁ coding

To get rid of -ve exponent.
∴ it is easy to compare with +ve exponent.

for 7 bit
range $\rightarrow -2^{7-1} \rightarrow -(2^{7-1}, -1)$
 $-64 \rightarrow 63$ \rightarrow highest +ve


so we will add 63 to exponent

$$1. 2^{-1} \rightarrow 2^{-1+63} = 2^{62}$$


now we will store this
in the 7 bit exponent
place

~~if 8 bit~~
then add 4127 to exponent

Underflow



Overflow



Excess Notation

To deal with $-64 \xrightarrow{\text{as}} 0$ (add 64)
the problem of underflow $63 \rightarrow 127$

* IEEE Notation \rightarrow (all machines use this standard)

sign	8	11	23	52
------	---	----	----	----

\downarrow

$-128 \rightarrow 127$

so add 128

eg. 21.25

010101.01

$1.010101 \times 2^{+4}$

$$2^{4+127} = 2^{131}$$

0	00000111	01010100.....0
---	----------	----------------

e.g. decimal no. \rightarrow ??

1.0001010110101010 — 0
↓
ve ↓
 2^{21} after decimal

-1.101011×2

Encos $8x 8 - 8^0 \rightarrow 15$

Encos $7 \rightarrow 15$
for range

Encos $6 \rightarrow 15$
for range

$$-2^{n-1} \rightarrow (2^{n-1} - 1)$$

$$-8 \rightarrow 7$$

$2^{-128} \rightarrow 2^{127}$ $\therefore b = 128$

bit acc. to IEEE standard $\rightarrow b = 127$

$$-128 \rightarrow 127 \quad \text{add } 127$$

$$(-1)^0 \rightarrow 2^{54}$$

$$0 \rightarrow 2^{54}$$

$$1 \rightarrow 2^{54}$$

available range
true

$$-126 \rightarrow 127$$

IEEE reserves 0 & 255

for some special purpose

will need later

~~Now to represent 0 & ±~~

Sign \rightarrow Normal Exponent

0 00000000

1 00000000

0 11111111

1 11111111

Mantissa

00...0 +ve zero
00--0 -ve zero

00...0 +ve infinity
00--0 -ve infinity

Non-zero

NaN

$$\# a \cdot 10^u * b \cdot 10^v = (a \cdot b) 10^{u+v}$$

acc. to IEEE

$$a \cdot 10^{u+b} * b \cdot 10^{v+y} = (a \cdot b) 10^{u+y+2b}$$

instead it will be $u+y+p$

~~0/ adding 2 no-s~~

$$2.3516 \times 10^3 + 4.258 \times 10^2$$

$$\underbrace{2351.6}_{\downarrow \text{binary form}} + \underbrace{425.8}_{\downarrow \text{binary form}}$$

\downarrow normalized

$$1.0 \dots \times 2^{-}$$

\downarrow excess p

$$S \underline{\epsilon+p} \underline{m}$$

\downarrow normalized

$$1.0 \dots \times 2^{-}$$

\downarrow excess p

$$S \underline{\epsilon+p} \underline{m}$$

check for $(\epsilon+p)$ of both the no-s then shift it

$$\Rightarrow 1.011$$



Guard bits



- if any of $GB = 1$ then $LGB = 1$

Instruction Set Architecture (ISA)


Object Module
When we compile source program



c = a+b

ISA

LOAD R₁, 4000
LOAD R₂, 4004
ADD R₁, R₂
STORE R₂, 4008




If 8 bit then stored in AL
16 bit " " " - AX
32 bit " " " - EAX

① Memory Model

Intel doesn't share its ISA with anyone.
Spark share its ISA

Non-aligned




To store an int,
store from 1 → 4

Advantage → No wastage of space

Disadvantage Increased the complexity to extract the data.

Signed



Byte
20 bits
address

Word
18 bits
address

Dis: Can't access each byte

Adv: reduce no. of address bits

AD D Reg

N ADD R₃, #102

immediate value

little Endian / Big Endian

Start storing from lowest address
integer is always at least significant byte

0	0	0	20
'U'	'M'	'A'	'R'
'L'			

] \leftarrow unit \rightarrow [

start storing from highest address.
int is always at least significant byte

0	0	0	20
'U'	'A'	'H'	'V'
'R'			

little Endian \longrightarrow Big Endian

flip data

character flip & don't flip int
90-trinic compatibility, yes;
today's machines b/E is available

I need more no. of registers

so that we can minimize the memory access (if we can store more things in register then no need to access memory).

SR status

- we will be needing space for registers
- more registers & more space in my instruction

• **SR** (status register) / flag register / \underbrace{PSW}

Program Status Word

• **ESI** (extended source index)

in transferring data

(index)

[Used by memory transfer
instructions]

Bit map

mapping from some domain \rightarrow bits
when domain = rectangle $\xrightarrow{\text{bit map}} \text{stores}$ binary image

Pixel map

multiple bits per pixel.

1 bit ~~per pixel~~

Each pixel
is either
black/white
(only two colors)

\Rightarrow Addressing mode (AM)

\rightarrow Where my operands are kept

①

ADD R₁, #5

Register available in the instruction itself

AM \rightarrow Register

\rightarrow Immediate

②

ADD R₁, R₃

AM \rightarrow Register

\rightarrow Register

LOAD R₁, 4000

③

AM \rightarrow Register

\rightarrow Direct

④

MOV R₂, 4000

AM \rightarrow Register


\rightarrow Immediate

heading the instruction
Put in 4000
memory address to
the register R₂.

storing 4000 value to
R₂


(S) LOAD R₁, @ R₂
 AM → Register
 → Indirect
 @ R₂ → access the instruction stored in the value of R₂

Load that value to R₁



- REGISTER ADDRESSING MODE :-
 Operand is kept in the register

Data Path




- ADD R_1, R_2

time data bus will go to the J1 & J2
 Then A20 and get added \rightarrow O reg.
 time data bus get stored in memory
 R_1 or R_2 .

- ADD $R_1, \#5$

single bus \downarrow
 from memory go to MDR
 then time ~~data~~ bus go to IIR then
 get decoded in Decoder
 \downarrow single bus
 Input register AR
 Input register ALD

- ADD M $R_1, 4000$



- LOAD $R_2, 5000$


- STORE $R_2, 1248$

value stored in $R_2 \rightarrow 1248$.

Process to memory
 (MDR)

Count \rightarrow MDR \rightarrow IIR \rightarrow Decoder
 of R_2

• LOAD R₂, @R₃



MOV R₅, #4

MOV R₀, 200

LO: LOAD R₁₀, @R₀

ADD R₁₀, #1


STORE R₁₀, @R₀

DEC R₅

INC R₀

CMP R₅, #0

JNE ~~PC~~ LO



LOAD R₀, 200

LOAD R₁, 201

LOAD R₂, 202

LOAD R₃, 203

ADD R₀, #1

STORE R₀, 200


ADD R₁, #1

STORE R₁, 201

Indirect addressing

$$A = [_ _ _ _ _]$$

$$B = [_ _ _ _ _]$$



```

MOV R5, #4
MOV R1, 300
MOV R0, 200
MOV R20, #0
L0: LOAD R10, R0(R20)
      LOAD R11, R1(R20)
      ADD R10, #1
      STORE R10, R0(R20)
      DEL R5
      INC R20
      CMP R5, #0
      JNE L0
    
```

]- if base address is
added to both if
then
 $(R20 + R_b)$

Base-indirect
Addressing

Stack Addressing (zero Addressing)

$$(4 * 7 - 6) / (3 - 2 \times 5)$$

$$z = 4 \cdot 7 - 6 + 3 \cdot 5 \cdot -1$$

PUSH 4

PUSH 4,7

MUL 28

PUSH 0,28,6

ADD 34

PUSH 34,2

PUSH 34,3,2

PUSH 34,3,2,5

MUL 34,3,10


SUB 34,-7

DIV -4

POP 2

to store in z.

#



$$\text{no. of opcodes} = 2^n$$

$$\text{Mem. address} = 2^d$$

$n=2$ → no of opcodes = 4

not \oplus nt in english	}	ADD	00
ADDI		01	
LOAD		10	
STORE		11	

Equal length instruction

- instructions can be easily decoded

00	01	10	11
0000	0001	0010	0011
000000	000001	000010	000011
00000000	00000001	00000010	00000011
0000000000	0000000001	0000000010	0000000011

Equal length instruction

- May have diff. format (flexibility)
- Decoding complexity


I ₁	I ₂	I ₃	I ₄
0000	0001	0010	0011
000000	000001	000010	000011
00000000	00000001	00000010	00000011

Different types of instructions

- Control Transfer
- I/O
- Arithmetic
- Logical
- Data Transfer

① MOV R₁ R₂

I have 32 registers in my machine.
How many bits I need for
registers ($2^5 = 32$)



MOV R₃ R₅

000 ~~00000000~~ 00001100101
22 bits

② MVI Reg, #value

depends on the range of value I want to have

e.g. if I want to store till 10000 as value then max bits = 10 $2^{10} = 1024$

Opcode | Reg. | Imm

0010 - 0 00101 0000001010

MVI Reg, #10

If address bit in our PC = 2^{20}

$\frac{10}{10} \times 2^{20}$
1 G RAM

If our PC is having .500 GB RAM then you can extend it to 1GB but not above that.

DYADIC

having 2 operands

Masking

Monadic

10000001 10001111 00000000 00100000
00 - - 0 11111111 00 - - - 0 MASK

Rotate

1011

shift

left 1011
0111
right 1101

10110 left 0 110
Right 101
due to sign

- 15 3-add instrucⁿs (in memory)
- 14 2 add instrucⁿs
- 31 1-add instrucⁿs
- 16 0-add instrucⁿs

shorter instrucⁿw
then I can say more instrucⁿs in 1 byte

No. of bits transferred per second - Bandwidth

i.e. trying the bandwidth,
↑↑ the efficiency
reduce the space occupied by instrucⁿs.

Assuming that instruction length = 16 bits

" having 16 Registers, 16x4 = 64 bits
 4 bits of address

opcode	R ₁	R ₂	R ₃
	4	4	4

16 = 4 bits

ADD R₁, R₂, R₃

0000 0001 0010 0011

15 3-add instrucⁿ
0000

14 2-add instrns

get confused with

ADD RD R₁ R₂

1111

Add ~~000000000~~, ~~num~~ ~~7777~~
escape code ~~1111 0000~~ ~~num~~ ~~7777~~
~~1111 0001~~ ~~?~~ ~~?~~
~~1111 0101~~ ~~1111 0101~~

31 1-add instruction

these two
are available
now


✓ 0-addressing Machine

Push, Pop, Null.

that machine is only using stack addressing


• Conditional + Branch

Value JLT, JGT through the flag registers



During function call, frame will be created


each frame has its own frame pointer



frame → store the PC value 2044
frame → will store L.v of A

as soon as function call finds the frame of that function gets destroyed / removed

as call to C is done & RET frame of C is removed



• Peripheral devices


Those devices which are connected to the processor

e.g. I/O devices

All I/O devices have a controller


Hard disk have controller

Memory also has a controller



Character Available

as soon as we input data, becomes 1.



now Microprocessor is

going to check SR whether 1 is there or not. If yes then it will transfer the data into the new buffer.

- ① processor checks the device whether the data is available or not. So every minute it will go to the SR to check.
- ② programmed I/O with busy waiting

↓ so to stop this

② Interrupt driven

Here SR is going to tell to ^{the} processor that he has come.

Suppose at home,

If no doorbell, then Mom has to check again

& again if any guest has arrived / not.
Programmed I/O with susp waiting

If doorbell Out → then she need not to check again & again. Guest themselves are going to inform her that we have arrived.

Now the problem is, if 100 no. of guest arrive one by one like 1 guest come, Mom go welcome him and come back, then other guest come then she has to again come → so wastage of time again and lot of interrupts.
So one person will be allotted

③

Direct Memory Access (DMA)

only processor can access memory

so

DMA

a controller

↑
SR is Out

will get access to memory