

Computer Architecture & Organization Previous year -


Question

Q) Draw a flow chart of instruction cycle of computer and explain.

Registers involved in each Instruction Cycle:-

- 1) Memory Address Register (MAR) :-
It specifies the address in memory for a read or write operation. It is connected to the address lines of the system bus.
- 2) Memory Buffer Register (MBR) : →
It is connected to the data lines of the system bus. It contains value to be stored in memory.
- 3) Program Counter - Holds the address of the next instruction to be fetched.
- 4) Instruction Register - Holds last instruction fetched.

The instruction Cycle -



Fetch → Indirect → execute → Intercept

Fetch Cycle -

A simple fetch cycle consist of three step and four micro-operation -

we can write it as

$$MAR \leftarrow PC$$

$$MBR \leftarrow \text{memory}$$

$$PC \leftarrow (PC) + 1$$

$$C:IR \leftarrow (MBR)$$

Step 1) The address in the program counter is moved to memory address register

Step 2) Here the control unit issues a Read command on the control bus, and the result appears on the data bus and is then copied to memory buffer register (MBR)

Step 3 - The content of MBR is moved to the instruction register.

Indirect cycle -

Once an instruction is fetched the next step is to fetch source operands.

It is fetched by indirect addressing.
Note → Register based operands need not to be fetched.

Execute cycle - It performs for a machine with N different opcodes there are N different sequence of micro-operations that can occur.

For example -

ADD R, X

Here content of location X to register R is added.

corresponding micro-operations -

MAR \leftarrow R (address)

MBR \leftarrow memory

R \leftarrow R + (MBR)

(operation by ALU)

Interrupt Cycle :-

At the completion of the execute cycle, a test is made to determine whether any enabled interrupt has occurred or not. If an enabled interrupt has occurred then interrupt cycle occurs.

Definition

What is the main idea behind addressing modes? Give a brief account of different kinds of addressing modes used in a system citing examples.

We need addressing modes because it provided flexibility to programmer to access data as per convenience or requirement of his design. Different addressing modes further help by making code simple and efficient.

Definition - Addressing mode is the way of addressing a memory location in instruction.

The method of specifying source of operand and output of result in an instruction is known as addressing mode.

Types of Addressing modes -

- 1) Register Addressing mode
- 2) Direct Addressing mode
- 3) Register Indirect Addressing mode
- 4) Immediate Addressing mode
- 5) Index Addressing mode.

1) Register Addressing mode -

Here the name of register is given in the instruction where the data to be read or result to be stored.

example : ADD A, R5

2) Direct Addressing mode -

The address of data to be read is directly given in the instruction, for storing result the address given in instruction is added to store result.

3) Register Indirect Addressing mode -

Here all provide a register in the instruction in which the address of other register is to be stored or which points to other register where data is stored or to be stored.

example - MOV A, R0 (it will move data to the accumulator from register whose address is stored in R0)

4) Immediate Addressing mode →

The data immediately follows the instruction, This means that data to be used is already given in the instruction itself.

5) Index Addressing mode →

This addressing mode is used for reading lookup tables in program memory.

The address of the exact location of the table is formed by adding accumulator Data to the base pointer.

Question -

condition flag? & its types -

These are six conditional flag -

1) The parity flag (PF)

2) The zero flag (ZF)

3) The sign flag (SF)

4) Auxiliary Flag (AF)

5) The carry flag (CF)

6) The overflow flag (OF)

conditional flag - It is a condition where after execution of operation the result either sets or resets the register.

(1). Parity Flag (PF) -

If the number of 1's is even in the O/P stored in the accumulator then it is set otherwise it is reset for the odd.

11 → set

01 → reset

(2) The zero Flag - If the result stored in an accumulator is zero then this flip-flop is set otherwise it is reset.

(3) The sign Flag (SF) -

If the D₇ of the result is 1 then sign flag is set otherwise reset.

The number on the D₇ decided the sign of the number.

If D₇ is 1 : the number is negative.

If D₇ is 0 : the number is positive.


4) The Auxiliary Flag - If any carry goes from D₃ to D₄ in the output then it is set otherwise it is reset.

5) The carry Flag (CF) - If the result stored in an accumulator generated a carry in its final output then it is set otherwise it is reset.

6) The overflow flag -

If a carry goes from D_6 to D_7 then
OF is set otherwise it is reset.

(Internal Structure of CPU)



(Major component of processor)


- 1) ACU — Performs computation & processing of data
- 2) CU → controls instructions & operations in 'ACU'
- 3) Registers. — Used as Internal memory
- 4) System Bus — Acting as a pathway b/w processor, memory and I/O module.

CPU Cycle (Van Neumann)

Fetch → Decode → Execute

cycle is called CPU cycle.

Fetch →



Decode →


Instruction Register

Decoder


Then process it by processes

Execute — the processes execute the instruction.

Diagram →



(Memory Stack Organization)



1) Here we are using RAM as a stack;
 2) we use stack pointer to fetch
 the address from where we have to
 (read) gain data & to where we have
 to write a data

3) PC for next instruction length
 Then it decode first bit (AR)
 Address register will contain 32 bits
 during execution AR & DR at first
 operand at operation perform both & at
 end of operation

new comes stack after fetching
the operand

Here we generally do push or
pop operations over the data

(for) (Push)

$$SP \leftarrow SP - 1$$

$$M[SP] \leftarrow DR$$

pop

$$DR \leftarrow M[SP]$$

$$SP \leftarrow SP + 1$$

Pop out of memory data of

Data register of first of all

bit of operation of data being

pushed in stack

Reverse Polish Notation →


Infix notation (A+B)

Prefix or Polish notation (+AB)

Postfix or reverse polish (AB+)

Example - ~~6+5~~
 Using Reverse Polish or Postfix
 Notation

$$(3 \times 4) + (5 \times 6) \Rightarrow 3\ 4\ \times\ 5\ 6\ \times\ +$$



(CISC VS RISC)

CISC

- ① Emphasis on hardware
- ② It consists of multiple instructions set and formats
- ③ It has less registers
- ④ more addressing modes
- ⑤ Here pipelining is difficult as circuits are complex

RISC

- emphasis on software
- It consists of same set with few formats
- Uses more registers
- less addressing modes
- Here it's easy

(Previous year)

Create a comparison instruction
using zero and carry flag.

Label 1:

MOV A1, 5
CMP A1, 10 ; CF = 0
requires a
borrow

Label 2:

MOV AX, 1000
MOV CX, 1000 ; ZF = 1
CMP CX, AX
(CX = AX)

(Shift & Rotate Operations)

- ① SHR → shift Right
- ② SAR → shift Arithmetic Right
- ③ SHC → shift Left
- ④ SAC → shift Arithmetic Left
- ⑤ (Rotate)

① Rotate left

② Rotate carry left

③ Rotate right

④ Rotate carry right

SHR → Shift Right

The SHR instruction simply shifts the mentioned bits in register to the right side one by one by inserting same number of zeros from left end.

- * the eight most bit that is being shifted in carry flag.

(SHR AX, 2)

SAR → Shift Arithmetic Right →

The SAR instruction shifts bits to right side one by one but instead of inserting zeros from left end, the MSB is restored. The eight most bit is shifted in carry Flag

SAR AX, 2

(SHL, SAL) has some working as (SHR, SAR).

(ROL) (Rotate Left)

It rotates rotates the mentioned bits in the register to the left side one by one such that leftmost bit that is being rotated is again stored as the rightmost bit in the register and also stored in carry flag

ROL AX, 4

Rotate carry left

It rotates bits in register to left side, one by one such that leftmost bit that is being rotated stores for carry flag and that bit is moved as (CSB) in the register.


Least significant
Bit


ACL CH

Pipelining →

- It is a process of arrangement of hardware elements of CPU in such a way that overall performance is increased.
- Simultaneous execution of more than one instruction take place in pipelined processor.
- In pipelining multiple instructions are overlapped in execution.

With the help of space-time diagram we represent how a process gets executed at real time.





If we have K stages and n then first instruction that will get executed in ($t_{min} = k$) and rest will take place in $(n-1)$ where (n) is the number of instruction
 $S + (S-1) \Rightarrow (9 \text{ clock cycles})$ are required

The basic aim of Pipelining
 i.e. C.P.I = 1 means (clock per instruction)

$$\text{Speedup} = \frac{\text{non pipelining clock cycle}}{\text{pipelining clock cycle}}$$

$$\text{Utilization} = \frac{\text{(Used space or blocks)}}{\text{(Total space or blocks of space)}} \\ \text{(Inphase time Diageam)}$$

$$\text{Throughput} = \frac{\text{number of instructions executed}}{\text{total time taken}}$$

Stage Delay in Pipelining.


(Question)

A 4 stage pipeline has stage delays at 150, 120, 160 and 140 ns respectively are closed between stages and have a delay of 5 ns each. Assuming const. clock rate, the total time taken to process 1000 data items on this pipeline will be - ?


① 120.4 usec ② 160.5

③ 165.5 usec ④ 590 usec

Syllabus



Program →



For first instruction will class

all 4 stages i.e. 1×4

and time devote in each stages

is $165(\text{ms})$

$1 \times 4 \times 165$

Now as 999 instructions will
come in every clock period

and time taken will be $165(\text{ms})$

so can be written as

$$= 999 \times 1 \times 165$$

$$\text{Combining} = 1 \times 4 \times 165 + 999 \times 1 \times 165$$

$$= \underline{\underline{165.495 \text{ ms}}} \times 10^{-3}$$

$$\underline{\underline{165.5 \text{ ms}}}$$

(ms to sec) 10^3 s^{-1}

~~Def. of const~~

consider

a non pipelined processor with a clock rate of 2.5 gigahertz and avg cycled / instruction of four. The same processor is upgraded in a pipelined processor with four stages, but due to internal pipeline delay, the clock speed is reduced to 2 gigahertz. Assume that there is no stall in pipeline. The speedup achieved in pipeline processor is

if ?

(a) 3.2

(b) 3.0

(c) 2.2

(d) 2.0

(80%) without pipeline

$$\text{Speedup} = \frac{T_{wp}}{T_p}$$

with pipeline

$$T_{no} = \frac{1}{f_{eq}}$$

$$T_{wp} = 4 \times \frac{1}{2.5 \times 10^9} \text{ sec}$$

$$f_{eq} = 2.5 \text{ GHz}$$

$$T_p = \frac{1}{2 \times 10^9} \text{ sec}$$


$$IT = \frac{1}{2.5}$$

$$= \frac{4 \times \frac{1}{2.5 \times 10^9} \text{ dec}}{\frac{1}{2 \times 10^9} \text{ dec}}$$

$$= \frac{4}{2.5} \times 2 = \frac{8}{2.5} = \underline{\underline{3.2}} \quad \underline{\underline{Ans}}$$

(*** Hazards in Pipelining)

In Pipelining concept each instruction should get executed - in 1 CPE which is practically very difficult because following point creates hazard in end of it



Q Hazards


① Data Hazard

(i) Read after write

example

$$R_2 \leftarrow R_2 + R_3$$

$$R_5 \leftarrow R_2 + R_1$$



Re accessing before the final value.

(ii) write after read

(iii) write after write

Q


Semantical Hazard

When multiple instruction fetches the same resource then hazard occurred

③ control Hazards

It occurs because of branch condition.


example



Consider a case where you have fetched a instruction from PC and it is in processing stage at the same time you have fetched another instruction from PC which is also in queue of execution but after executing the first instruction which was branch instruction it gives a address which the processor have to execute immediately but there is already a process 2 present in queue which creates a control hazard.

Memory Hierarchy

①



Functional table

				memory operation
CS_1	CS_2	RD	WR	no operation
0	0	X	X	no operation
0	1	X	X	no operation
1	0	0	0	no operation
1	0	0	1	write
1	0	1	X	Read
1	1	X	X	I/O operation

state of data


bus
High Impedance
" "

Read Input to RAM

RAM to CPU

High Impedance

Memory connection to CPU



(Cache - Mapping Function)

This mapping function is used to transfer the block from main memory to cache memory.

mapping functions map particular block of main memory to particular block of cache memory.

(Chapters - 7)

- 1) Memory Hierarchy ✓
- 2) Memory mapping ✓
- 3) SRAM vs DRAM ✓
- 4) Cache memory ✓
- 5) Cache memory function ✓
- 6) Virtual memory ✓
- 7) Paging ✓
- 8) Last example in numbered
- 9) Pipelining ✓
- 10) RISC vs CISC ✓

(Cache) vs (Memory)

Definition

It is a extremely fast memory that acts as a buffer between RAM and CPU. It holds frequently requested data and instructions so that they are immediately available to the CPU when needed.

It reduces average time to access data from main memory.


Cache memory Functions

Three different mapping functions are available -


1) Direct mapping -

A particular block of main memory can be brought to a particular block of cache memory. So it is not flexible.

Direct mapping diagram




2) Associative mapping - In this function any block of main memory can potentially reside in any cache block position. This is flexible method.



Block set associative mapping -

In this method cache blocks are grouped into sets and then mapping allows a block of main memory to reside in any block of a specific set.



SRAM

1) It has less access time so it is faster than DRAM

2) It is costlier than DRAM

3) It requires constant power supply which means they consume more power

4) It had complex circuit design and less storage capacity

5) It has low packaging density

6) It is used in cache memory

7) It does not need periodic refreshment to maintain data

DRAM

It has higher access time than SRAM

Cheaper

It uses less power as the informations are stored in capacitor

It has simpler circuits and also have a large storage compared to SRAM

It has high packaging density

It is used in main memory

It needs

A dynamic cell is simpler and smaller than a static memory cell thus DRAM is more dense.

(Virtual memory)

Virtual memory is a memory management technique where secondary memory can be used as if it were a part of the main memory. Virtual memory uses both hardware and software to enable a computer to compensate physical memory shortage.

Virtual memory frees up RAM by swapping data that had not been used recently over to a storage device.)


Working)

Usage—

With virtual memory a system can load larger or multiple programs running at the same time enabling each one to operate as if it has a more space without having to purchase more RAM.

Detailed working — When a computer used up its available RAM, pages not in use are transferred to the hard drive using a swap file. A swap file is a space added on the hard drive to be used as the virtual memory extension for computer's RAM. When a the swap file is needed it

for sent back to RAM using a process called page swapping



(Benefits of Virtual Memory)

- 1) It can handle twice as many addressed as main memory
- 2) It increases security because of memory isolation
- 3) Allocating memory is relatively inexpensive
- 4) It does not need external fragmentation
- 5) Data can be moved in case when used

what are the limitations of using virtual memory

1)

Data must be mapped between virtual and physical memory which required extra hardware support for address translation which slow down computer.


2) It may take time to switch between applications using virtual memory.

3) It reduced the amount of hard disk space.

4) Thrashing can occur if there is not enough RAM.

Thrashing - when the page fault and swapping happen very frequently at a higher rate then operating system has to spend more time swapping these paged thus phenomenon is called thrashing.

virtual memory Program



[1111] → addresses available in physical memo

[0000] → addresses available in swap space

[] → addresses available nowhere


(Paging)

Paging is a storage mechanism used to retrieve processes from secondary storage into the main memory in form of pages.

The main idea is to divide each process in form of pages.

when a program needs a page, it'll available in the main memory as the OS copied a certain number of pages from your storage device to main memory.

(Diagram)



①st step CPU demands pages or processes

②nd step page table demands pages or processes from OS

3rd step OS takes process from secondary storage

4th step OS puts pages from secondary storage to main memory

5th step from main memory pages go to page table

6th step ~~from~~ ~~to~~ page table to CPU