

# Basics of Computer Organisation & Architecture

## Computer Architecture : -

parameters that are visible to programmer or that have direct impact on logical execution of a program. E.g. instruction set, size of datatype I/O mechanism, fetch for addressing memory.

~~Computer~~ Set of rules stating that how computer software & hardware are joined together.

& interact to make comp. netw. also determine which tech the comp. is capable.

Include → ① System Design ~~→~~ - Hardware part.

② Instruction Set Architecture - CPU's func. & capabilities (CPU's pro. lang. etc. (Software))

③ Microarchitecture → Defines the data processing & storage Element on data path & how ~~they are~~ should imp. into ISA.

## Computer Organisation : -

Defines the way the system is structured so that all those catalogue tools can be used properly.

Refers to the operational units & their interconnection that realize the arch

Operational Units! - ~~like~~ Like Input Unit, Memory Unit Logic Unit

Computer Architect	Comp. Organization
<ul style="list-style-type: none"><li>The way software &amp; hardware are connected.</li><li>Interface b/w sw.&amp;hw.</li><li>Help us to understand functionalities of a sys.</li><li>while Designing c.s it is done first</li><li>Deals with high level Design issues</li><li>If involve ISA, Addressing Mode, Data type Cache Optime</li></ul>	<ul style="list-style-type: none"><li>Structure &amp; behaviour seen by user.</li><li>Deals with connection <del>com of sys</del> Deals with comp. of connection</li><li>Co. O. tells how exactly all the units in the system are arranged &amp; interconnected.</li><li>on the basis of c.s</li><li>Deals with low level design issues.</li><li>Physical Compo &amp; circuit Address, Signal &amp; peripheral</li></ul>

## Model


Computer Model & Unit:— There are 4.

- ① CPU      ② Input Unit    ③ Output Unit
- ④ Memory Unit.


Comp. of Computer:—

- ① Hardware, ② CU, MU, ALU, I/O Unit
- ② Software — OS,
- ③ Machine Language    ① As lang.    ③ HLL
- ④ Sys. Soft & ⑤ Application Software

\* Program Translation:—




\* Layer of Abstraction:—



Transformation btw Layers:-



How do we solve a problem? A -> y



Lv. 6 User - Engg. Prog.

- " 5 HLL - Java, C++
- " 4 As. Lang - Asm. Code
- " 3 Sys SW - O.S. Lib Code
- " 2 Machine - ISA
- " 1 Control - Microcode of Hardware
- " 0 Digital Logic - Circuits, Gates -

# Structure - Top Level



## Basic Working Principle of a Computer:

- For ALU  $\rightarrow$  0. in first signal  $\rightarrow$  arithmetic operations
- 1. in first signal  $\rightarrow$  logical operations

	Arithmetical	Logical
0000	ADD.	100 OR
001	SUB.	101 AND
010	MULT.	110 NAND
011	DIV.	111 <del>OR</del> $\rightarrow$ XOR

## Info Intro. to Comp. Sys! -

- ① ~~Control~~ CV  $\rightarrow$  Generates appropriate signal at right moment
- ② Decoder  $\rightarrow$  Decode  $^{op\_no}$  in CPU & to perform the desired task.
- ③ Simp. Mod. of Comp  $\rightarrow$   
3 input lines to decoder & it generates 8 outputs.  
④ In our Simp. mod. we use 3 storage units in CPU
  - Two for Storing op.
  - One for res.These 3 units are known as registers.
- ⑤ CPU can work with info only av. in Main Mem.
- ⑥ To access data from Main Mem we need two special reg. - Memory Data Reg. (MDR) & Memory Address Reg. (MAR).

## Main Memory Organization:-

- ① Capacity of M. Mem.  $\text{Cap} = \text{no. of mem loca} \times \text{size of each location.}$

Ex:  $\Rightarrow$  Mem. Module of capacity  $16 \times 4$  means,  
there are 16 location & each of 4 bits.

- ② We need two operation to work with mem.

① Read Operation  $\rightarrow$  Retrive Data & Bring it to CPU Reg.

② Write Operation  $\rightarrow$  CPU Reg  $\rightarrow$  Memory

- ③ Data BUS:- connection to transfer data b/w CPU ~~Mem.~~ & Mem.

- ④ Address Bus  $\rightarrow$  Signal lines used to identify a mem. location.

- ⑤ Size of address bus depends upon mem. size  
for mem. module of capacity  $2^m$  locations  
we need  $m$  address lines that is an address bus of size  $m$ .

④ Address Decoder! — Used to decode address present in address Bus.

Ex: Consider mem =  $16 \times 4$

Size of Add. Bus = 4 bit & Data bus = 4 bit

The size of add. decoder =  $4 \times 16$

Ex:-

Add Bus = 0101 & Data Bus = 1100 then  
& R/W=1 then 1100 will be written  
at location 5(Add. Bus.)

Ex:- If Add bus = 1011 & R/W = 0  
then contents of location 1011 will be placed  
on Data bus.

Memory Instructions! — See pdf page No. 27 & 28

## Number Sys Repre!—

① Signed-Mag Magnitude form! — for n-bit number

MSB  $\rightarrow$  Sign Rest  $\rightarrow$  Magnitude

Range  $\rightarrow -2^{n-1} - 1$  to  $+2^{n-1} - 1$

② Diminished Radix comp! —

For Given no. N with m digits of base r & the

$$(r-1)^\text{st} \text{ comp} = (r^m - 1) - N$$

③ Radix comp.  $\Rightarrow (r-1)^\text{st} \text{ comp} + 1 = r^\text{th} \text{ comp.}$

$$r^\text{th} \text{ comp} = (r^m - N)$$

④ Representation of floating point numbers

① Fixed Point Representation! —

② Floating Point Representation-

③ IEEE standard for floating point representation.

## 1. Fixed Point Representation:—

$$-2^{16-1} \text{ to } +2^{16-1}$$

1 sign bit

16 bit before decimal

8 bit after decimal.

$$41.6875 \rightarrow$$

$$41 \rightarrow 101001 \quad \text{sign bit} = 0.$$

$$6875 \rightarrow 1011$$

$\begin{array}{c} 0 \\ \downarrow \\ \text{sign bit} \end{array} \quad \begin{array}{c} 0000000000101001 \\ \downarrow \\ \text{Binary rep. for 41 before decimal point} \end{array} \quad \begin{array}{c} 1011 \\ \downarrow \\ \text{Binary for 6875 after decimal.} \end{array}$


## 2. Floating Point Representation:—

$$5236 \rightarrow 5.236 \times 10^3$$


IEEE Standard:—

## The von Neumann Model:-


- \* Givce the stored program computer model.
- \* Before that Data & programme ~~were~~ were stored in different memory
- \* But in this data & program are stored in same memory (main memory).
- \* Following characteristic -
  - ① CPU
  - ② Main Memory &
  - ③ An I/O system.
- \* Capacity to carry out sequential processing
- \* Single Data path (Bus) between CPU & main memory.  
↓  
Non Neumann Bottleneck.



# CPU Organization



The data path of a typical von Machine



\* Computer employ a fetch-decode-execute cycle to run program -


- ① C.U. fetch next instruction from memory using Program counter to determine where is the instruc. is located.
- ② Then the decode lang. that ALU understand
- ③ The data operand req. to execute the one fetched from CPU & placed into register.
- ④ ALU executes the ins. & place results in register → memory.

\* Set of Registers (Storage of CPU) →

- Memory Buffer Register (MBR)
- Memory Address " (MAR)
- Instruction Register (IR)
- " Buffer Register (IBR)
- Program Counter (PC)
- Accumulator (Acc)
- Multiplier Quotient



Bus Structure:-



## Chapter 18) $\Rightarrow$ Arithmetic & Logical Unit

### ALU:-

- Responsible to perform Arithmetical & Logical operation.
- Basic operations are implemented in hardware level.
- Consist of collection of two types of operation.
  - Arithmetical & Logical Operations.

Example:-

Consider CPU = 4 Logical + 4 Arithmetical op.


To identify which operation is to be performed we need 3 control lines.

One for deciding Logical or Arithmetical op.  
Second for deciding which Arithmetical op.  
Third for " " Logical op.

$C_1$	$C_0$	Arith. $C_2=0$	Logical $C_2=1$
0	0	ADD	OR
0	1	SUB	AND
1	0	MULT	NOT
1	1	DIVI	EX-OR

A 3x8 decoder is used to decode instruction.

Block diagram of ALU.



If Control Lines are  $0, 0, 0, c_0$  then decoder enable the ADD operation.


## \* Microoperations:-

- The operations on the data in register are called microoperations.
- The func. built in into register are example of microoperations.
- Shift, Load, Clear, Increment
- An elementary operation (one of microoperation) is performed in one clock pulse.
- These op. are performed on the data stored in register.

$$R \leftarrow f(R, R)$$

It means perform some function on  $R$  & store it into  $R$ .

$f$ : shift, load, clear, increment, add, subtract, complement, and, or, xor



## \* Computer Organization:-

Comp. Org. is the knowing, what the func. com component of a comp. are, how they work & how their performance is measured & optimized.

- Comp. Org. refers to the level of abstraction above the digital logic level, but below the O.S. level.

If contains →

- Set of registers & their func.
- Microoperation set
- Control Signal that indicate the seq. of microoperations


## Register Transfer Level:-

A synchronous digital circuit model that is a design abstraction that tell about computer at a level

It's a design abstraction that describe that how the data flows between registers & logical operations are performed on these signals.

- It is used to create high level representation of a circuit.
- Based on it low-level representation & ultimately actual wiring can be derived.

### Synchronous Circuit



### \* Register Transfer Language:—



- Instead of words specifying a digital system in some specific notations is called RT Lang.
- This is used to describe microoperations
- Symbolic language
- Used to describe internal C.O. of digital comp
- Used for design process of digital System
- Regis. are designated by Capital Letter followed by no.  
A, R13, IR,

MAR → Memory Address Register.

PC → Program Counter

IR → Instruction Register


→ Way of Showing Reg.



## \* Register Transfer:-

→ Copying content of one reg. to another reg.

→ Happens in one clock pulse



→ non-destructive - content of  $R_1$  is not removed after load

## \* Control Function:-

(a) Ac. take place if  $B$  certain condi. is true

(b) Similar to If statements in progr. lang.

(c) In digital ~~signal~~ sys. it is done via control signal called control func.

→ if signal is 1 ac. take place.


Expt:-

$P: R_2 \leftarrow R_1 \Rightarrow$  If  $P$  is true then Transfer


$R_1$  to  $R_2$ .

## Hardware Implementation:-

### Block Diagram



### Timing Diagram



Load

Transfer occurs here

\* Simultaneous Operations. -

P: R3 & R5, MAR  $\leftarrow$  IR

If (P=1) Then:



\* The Bus & Bus Terminator:-

→ It is impractical to connect n registers with each other by  $n(n-1)$  connections. So bus is introduced.

→ It's a path of a group of wires over which the info. is transferred.

→ Use control circuit to select source & destination.

Registers to Bus.



## Chapter - 6 Processor Organisation

four important function of CPU

1. Fetch → Read memory → CPU Instruction
2. Decode → Decode Instruction in Machine Language
3. Execute → Read Machine code
4. Write back → Store back the res in mem.

The component of the CPU help it to perform these four fns.

1. ALU - Arithmetic & logical perform / more than one ALU
2. CU = its a electronic circuit that uses electrical signals to instruct the whole computer. It controls coordinate computer components.
3. Register Set

Temporary storage  
fast access along  
with CPU very fast.  
memory.

If receive, decode & store used  
memory execution of data.  
It manage flow of info. through  
processor

~~These~~ Specific Stack Registers

Program Counter, flag, stack.

Fetch next Inst.

\* Computer Register Set ( Register Organisation) :-

Very fast memory space, works with CPU to store result of execution & the data that is needed for execution of any instruction.

Types of Registers:  
General purpose Registers: Used for multiple purpose & assigned to a variety of function.

2. Special purpose Registers :- Restricted to specific f<sup>n</sup> processors like stack pointer, stack limit, program counter, status, flags, Index Registers.
3. Address Register :- Dedicated to addressing mode, It holds the addresses of the memory to perform certain tasks.
4. Memory Access Register : MDR & MAR  
 MDR - Memory Data Register  
 MAR - Memory Address Register

They mutually work together to perform read & write operation.

These are not directly accessible to developer.

Follow instruction to write operation

1. Data  $\rightarrow$  MDR by CPU
2. Address  $\rightarrow$  MAR by CPU.
3. A write signal is generated by CPU
4. Data  $\rightarrow$  from MDR ~~to~~ goes to the location specified by MAR.

Read Operation :-

1. Address  $\rightarrow$  MAR by CPU
2. Read Signal is generated by CPU
3. Data at MAR  $\rightarrow$  to MDR

\* Instruction Fetching Register :- IA, PC.

IR (Instruction Register) :- That holds the instructions.

PC (Program Counter) :-

PC - hold Address of next instruction to be fetched.

IP - hold the instruction fetched by pc.  
After that pc updated to next instruction.

\* Condition Register :- Used to maintain status information. It indicates

Based on this a instruction is executed.

It also controls some operation.

Ex:- Carry Flag (CF), Parity Flag (PF)  
Overflow flag (OF), Sign flag (SF),

\* Data Path :-

\* One bus Organisation:- 1. Only one bus used to move outgoing & incoming data.


2. It can handle only single data transfers at one clock cycle.

3. Two operand operation need two cycles to fetch the operand.

4. Cheapest & Simple but limit per data amount of data in one cycle 5. Slow down the overall performance.


\* ISA :- ISA related to programming including native data types, instructions, Registers, Addressing mode, handling of external input/output.

(4)



- 1. Two bus Organisation. 2. fast performance than one bus organisation.
- 2. In this GPR is directly connected to both bus.
- 3. The two different data can be transfer to ALU in same clock cycle.
- 4. It uses two bus for input & one bus for output.
- 5. One bus can input & one bus can output at same time.

- ★ Three bus organisation:- 1. faster than two bus.
- 2. Two bus use by for source & one bus use for destination.
- 3. CPU instruction cycle



\* Instruction cycle .

example:- Add R1, R2, R3. ( $R3 = R1 + R2$ )

- 1. Registers R3, R1, R2 are extracted from IR
- 2. Then  $R1, R2 \rightarrow ALU$  for addition
- 3.  $ALU \rightarrow \text{output} \rightarrow R3$ .


- \* ISA :- ISA related to programming including native data types, Instructions, Registers, Addressing mode, memory architecture, exception handling & external input/output.
- \* Elements of Instruction:- Each instruction must convey the information required by processor for execution.
- 1. Operation code :- Specified the operation to be performed
- 2. Source operand reference: ~~The ops~~ involve one or more operands for input.
- 3. Result operand Reference :- Not
- 4. Next instruction Reference

* Op Code :-	ADD	Add
	SUB	Subtract
	MUL	Multiply
	DIV	Divide

\* Number of Addresses :-

- \* Addressing instruction :-
- 3 Addr. Instr.
- 2 Addr. Instr.
- 1 - - -
- 0 - - -

3 Addr. Instruction :- 33 bit calculation



ADD DEST, SRC1, SRC2

$M(DEST)$

$$= [SRC1] + [SRC2]$$

~~(4)~~  $A = B + C * D - E + F + A$

Inst.

MUL T, C, D  
 ADD T, J, B  
 SUB T, T, E  
 ADD T, T, F  
 ADD A, T, A

Common code

$T = C * D$   
 $T = \cancel{B} + C * D$   
 $T = B + C * D - E$   
 $T = B + C * D - E + F$   
 $A = B + C * D - E + F + A$