17-03-2023 सी.पि. यू Das र çकरान क्रिक साइ Cone > Instruction cycle. In the instruction cycle step 1 and 2 is mandatory for each and felich every cycle and step 3 to 5 that is called execute cycle, may be Decode Execute changed with each instruction. So, the total time, takes for that Read effictive address from take to early out five steps is memory called machine cycle or inst-End ruction Read - Execute - Store Fetch- Decode Start cycle, Execute cycle. Fetch cycle

& Instruction set. Saathi ist of Date commands The instructions contains tollowing plements: Instruction i) operation code - specify the Felch operation to be performed. The operation is specified by binary code, or op code ii) Source operand reference. the Instruction operation address operation may involve one or Calculation dewding more source operand i.e. the operand that are inputs for operation. precand Instruction operation space feten fetch. muliple multiple operand copusand Data operand Instruction Instruction operation addies address operand addiess. calculation colculation decoding calculation neturn for Instruction complete String or variable felch next instruction. CYCLE STATE DIAGRAM 2NSTRUCTION jii) Result operand operation-the Instruction format operation may produce a ADD nesult 1 iv) Next instruction reference - this fetch OP oper tells the processor, where to place code the instruction after the Execution of this instruction is complete.

23/03/2023

COA

	fram f.
* Addre	on the course
DOPPIE	of the source operand
refere	net 8
next	one four reference SUB T, T, E ; T=B+C*D-E
these	of ADD TITE
mach	mis cicialesses of
nefce	
1) 14	nee address instruction 2) Two address instruction
	o adolrers instruction 8 bit stit 5 bit
	e adobress instruction 18 opcode Rdest Rsnet Rsnez
iv) AL	3c adoless instructions best +
12.17	ADD DEST, SRC. M(DEST) = [SRC]
	e address instruction LOAD DEST, SRC M(DEST) = [SRC]
U	pe of Instruction contains
	ess fields. Q. $A = B+C \times D - E + F + A$ .
000	ode Robert Rorcz Rorcz 23 bits LOAD T, C ; T=C.
	2 address bits are used MULT, D ; T=C*D
	ouce address and one ADD T.B ; T=B+C+D
	s bit contains destination SUB 7, E ; T=B+C*D-E
	esult adoles. ADD T, F; T=B+C*D-E+F.
- <del>c</del> x:-	ADD DEST, SRC1, SRC2. ADD AAT ; A = B+C*D-E+F+A.
eo	Instruction. 3) one address Instruction
lane	
	12 Lit opinde Rau Rom
	Dr. Nathan
a Canica	
C O.	the equition
insta	guage into the 3 across
	iction format. $A = B + C \times D - E + F + A$ $A = B + C \times D - E + F + A$
Au:	= B+C × D-E+F+A Q Sustanctions Comments
Instruct	comments. LOAD C load C to the
MULTI	$\int T = C \times D$
ADD T,	$7.8   ; T = B + C \times D   MUT D   ACC = C \times D$
, ii	Page No.

	ADD B	ACC = B+C*D	-	
	SUB E	$Acc = B + C \times D - E$	Berggaper 100	Gaathe)
	ADD F	Date $/$ Acc = $B+C*D-E+E$	Q A=B+C	*D-E+F+A
	ADD A	ACC = B+C*D-E+F+L	A	A Salah di Makabata
	STORE A			Comments
		to A.	PUSH E.	PUSH ([E])
			PUSH C	PUSH ([c])
	4) zero	addless Instruction	PUSH D	PUSH ([D])
		8 bîl-	MUL	PUSH ([C] *[D])
	8 bit	opcode	BIOR PUSH B	· PUSH ([B])
and the same of	Zero	address instruction set,	ADD	of the state of the
	The state of the state of	are used to perform	SUB	PUSH([B+C+D]-[E])
	į.	perations, stacks supplies	PUSH F	low at blick was n
	1	ds and necieve the nesult	ADD	PUSI- ([B+C*D-E)+[E])
	1	the operation The operation	PUSH A	MILT COMPANY
		of instruction do not	ADD	PUSH (B+(*D-E+F+A)
_		any adoless field in	POP A	
-		organisation computer.		1 12-5-1-648
- 1		special instructions load	A RISC Anst	nuction.
4	and s	sceoll use are used for	This type	of instruction
-4	V	s field. This lype of		ed to use and of
-	address	instruction are reffersed		store instruction
J.	as sta	ols machines.		unicating with
-	for ex.	HP3000		CPU. All other
,	zelo	address instr. include	<u> </u>	are executed
	only (	speode without operand	in register	in CPU without
		the operand are used		o the memory.
	with	stack operation i.e	A program	for a RISC gype
4	PUSH.	POP.		of LOAD and STORE
3	for ex:			that has one
1	PUSH	ADDR PUSH ([ADDR])		one register
Y	ADD	PUSH (POP + POP)	addiess and	computation type
- Alexander		\$ 5 En 1		have 3 addresses
- A				specified processor
1	-=-	14: 14		Page No.
30	***			Page No.

	not evaluate and						
a a	bit 5 bit 5 bit 5 bit						
13 Jope	bit 5 bit 5 bit 5 bit ode Robert Rs, Rs.						
DI R	egister cialdress format.						
104 Open	Bbit 32 bit 32 bit 32 bit  By oprode address address address address						
10	memory address format						
	h white the same the						
	D RD, ADDR RD = [ADDR]						
STOR	E ADDR, RD						
7 9 -7	1 3 13 L L 18 1 TH 1 L 18 L						
2d (3t)	Made and the control of the control						
Q. A=B+	CXD-E+F+A.						
A gr	ismuctions Comments						
LOAD	$R_{\perp}$ , $B_{\parallel}$ $R_{\perp} = C_{B_{\perp}}$						
	R2, C. R2 = [C]						
LOAD							
	R4, $E$ $R4$ = $CEJ$						
POAD	R5, F R5 = EFJ						
LOAD	R6, A R6 = [A]						
MUL	$R2, R2, R3$ $R2 = R2 \times R3$						
ADD	R2, R2, R1 $R2 = R2 + R1$						
SUB	$R_2$ , $R_2$ , $R_4$ $R_2 = R_2 - R_4$						
ADD	R2, R2, R5 $R2 = R2 + R5$						
ADD	R2, R2, R6 R2 = R2 + R6						
STORE	A, R2						
	S. C. S. T. C. LET YES						
	The man of the art one will the State						
182	and the second of the second o						
	17-37-1						
	The state of the s						

5 markes



\* ADDRESSING MODES. Information involved in any operation by the CPU is to be needs to be addressed. Most of instructions have operands so some way is needed to specify where they are stored so, that's why we need the addressing mode. To perform any operation we have to give corresponding instructions to the microprocessor. In each instruction programmer has to specify 3 things i) operation to be performed. ii) address of the source data. in address of the destination result The method by which the address. of source of dala on the adoless of destination of result is given in the instructions is called addressing mode. The term addressing mode refers to the way in which operand of the instruction is specified. The rules of interpreting or modifying the address field of instruction is called addressing mode.

A Effective address.

The address of operand produced by the application of the nule of for interpreting or modifying the

RI is the destination negister.



address field of the instructions & Register addressing mode before the operand is actually In the register addressing mode referenced. The no. of different the operand is in general purpose addiessing modes are explained negloter for ex mov A B below :-The type of addressing modes:-8 has 02 1) pirect addressing mode (Inclineccianted (absolute) In the direct addressing mode where, mor is the operation. the address of the operand is B is the source, A is the destination given in the instruction itself. the instruction move the contents of For exi- LDA 2500H B to negister A where LDA (Poad accumulator) is Register the operation & 2500H is the 4) Indirect addressing mode. address of the source and In the register indixect addressing accumulator is address of the mode the adoless of the operand destination. specified by a HL negister pair In the instruction for ex. move A, M load the continues memory location 2500H in accumulator a where, move is the operation M is memory location specified 2) Indirect addressing mode by HL register pair. In the indirect addressing mode A is the destination address the address field of the In the example, the instruction instruction gives the address at move of the dala confect from which the effective is stored in the memory location specified the memory by ML pare to the destination ex. LOAD [1000], R1 (1000) A negisler A where LOAD is operation and in bracket 1000 is the memory for other where address is available of content

address is usually used 5) Immediate addressing mode for branched instruction. In the Emmediate addlessing mode the operand is specifed within the E.A = address part of the instruction itself. instruction + the confent -for ex. LDA # 1000 of the pie. where, LDA is operation and 1000 is consant immediate data. LDA & Address. where LDA is operation and LOAD R1 # 1000 1000 & Address is the address of to or (Implied) find the effective address with 6) Implicit addressing mode adolption value of Pc. The implicite addressing made says If the source of the data as well ACC - M[ACC + PC] are address of the destination of 8) Indexed addressing mode. result is fixed there is the no In the indexed addressing mode need to give any operand clong the content of Indexed regisles with the instructions. for cx. CMA is added to the address part CMA is complement of accumulator of the instruction to obtain ACC - ACC the effective address ander Indexed register is the 7) Relative addressing mode. special register in the ofu in The relative addressing made the application of array, the distance between the beginning peoundes the offective address after adding the contents of address and the address of PC. with the address port the index value stored in the (offset address) of the instruction. hegistes The offset address is added to for ex LDA ADRS (R1) the current value of PC during the execution to find the effective ADRS is the address. Offer can be either positive or negative. Such


ACC - MEACC + IR]

Memory E.A = Addres part of the instructs & add dala + the content of the I.R opende mode PC = 250 addoss or data R. = 250 ACC 252 next instruct = g base register addressing 400 in the base register addressing the content of base register 300 is added to the address part of the instruction to find out. obtain the effective addiess of code; load to accumulator Assume that table and find E.A = address part of the Instruct different effective addresses and + contents of BR. content of accumulator for diff. type of addressing modes LDA ADRS (R) ACCL- M[ACC+R] #Instruction types 1) Data movement. 2) Arithmetic orland logical 3) flow control 10) Auto increment/ decrement-4) Input output addiessing. This is similar to the segister Assgn while short note on indirect addressing mode Q. What is RISC and SISC except the to register is. processor Find the diff. b/w increment decrement after or these two before to its value is used to access the memory when the address stored in the register befers to the table of data into the memory so, it is necessary to increment decrement the

begister after access to the

table

Page No.



Page No.



& How many 128 bit RAM
chip on heeded to provide
memory copacity of 2048 byte?
St 2048 = 2" = 24 = 16
$\frac{51}{128} = \frac{2^{11}}{2^7} = \frac{24}{128} = \frac{16}{128}$
A How many lines of address are
must be used to access 2048
byte of memory?
301
1 3 - 2 1 1 18 12 H
1 How many lines must be operated -
for chip-select. Specify the size of
the decoder.
gol 4 lines must be decoded for ship
decoder ~ 4 x 16
Q You RAM will be 512 boils and you
need the capacity of 512 gB.
. Find out the nam size, No. of RAM -
Sel 14 to The The
512 GB . > 512 X 1024 MB
512 X 8 MM
$= 2^{10} = 2^{7} = 128 \text{ Ram}$
23 chips.
Total capacity = 512 GB = @ 512×1024
$= 2^9 \times 2^{10} = 2^{19}$
Available size
<del></del>
<u> </u>

Page No.



\* Memory Interleaving I find the total memory unit \* Cache-Mapping functions. and pletermine the no. of - Direct Mapping address lines. 18760 1/0 lines, - Associated Mapping Cache that can be -> Block-sel- associated mapping Stored in specific memory. 1) 64 KX 8 bits. \* Replacement Algorithm. 1) Vo -> 8 lines -> LRU meplacement policy? address line -> 2'12'0 = 216 → FIFO replacement policy > Random neplacement policy memory capacity = 64 k O Consider the following storing of bages made 2) 16 m × 32 by the processor address Rines - 24 x210 x210 = 224 7012030423 Memory capacity = customer 16 x 24 = 16 X4 = 64 M Frame size is 3 3) 4 GB X 64 Ila lines -> 64 address lines = 4x210x210x210 = 22x210x210x210 Memory capacity = 4 x 26) = 24 GB No. of hit = 3

ye questions khud

solve kar lena...