```
//
      APB-Based Single-Port RAM with FSM-Controlled Read/Write Access
//
      EDAPLAYGROUND LINK: https://www.edaplayground.com/x/j96D
      This project presents the design and implementation of a single-port
11
      RAM module interfaced with the AMBA Advanced Peripheral Bus (APB) protocol
//
      The APB RAM acts as a memory-mapped slave that can be accessed by an APB
//
      master for read and write operations. The design supports 1024 memory loca
tions
//
      (1K x 32-bit) with a simple state machine controlling bus transactions.
      The RAM is implemented as a 1K x 32-bit memory array using SystemVerilog.
      It is indexed using the lower 10 bits of the address bus (PADDR[9:0]).
      Features:-
//
       - Memory Depth: 1024 words (1K)
       - Data Width: 32 bits
//
//
      - Bus Protocol: AMBA APB (v2)
//
      - Synchronous operation with respect to PCLK
//
       - Support for both read and write operations
//
       - Zero wait-state (always ready) with PREADY=1
//
       - No error condition (PSLVERR=0)
      A 4-state FSM controls the APB protocol:
//
       • IDLE - Waiting for transaction
//
       • SETUP - Address setup phase
//
       • ACCESS - Data transfer phase (read/write)
       • WAIT - Optional wait cycles (not used, since PREADY=1)
______
//design.sv
module apb_single_port_ram(
    // APB Interface signals
   input logic [31:0] PWDATA, // Write data bus output logic PREADY, // Slave ready signal output logic [31:0] PRDATA, // Read data bus
                   PSLVERR // Error response
   output logic
);
    // Memory array: 1024 words, each 32-bits wide
    logic [31:0] mem [0:1023]; // 1K words of memory
                               // Temporary storage for debug purposes
    logic [31:0] tmp;
    // APB state machine definition
    typedef enum logic [1:0] {
       IDLE = 2'b00, // Idle state - waiting for transaction
SETUP = 2'b01, // Setup state - address phase
ACCESS = 2'b10, // Access state - data phase
       WAIT = 2'b11 // Wait state - for multi-cycle transactions
    } state t;
```

```
state t present state, next state; // State machine variables
// State Transition Logic - Sequential part of state machine
always ff @ (posedge PCLK or negedge PRESETn) begin
    if (!PRESETn) begin
        // Reset to IDLE state on active-low reset
        present state <= IDLE;</pre>
    end else begin
        // Move to next state on clock edge
        present state <= next state;</pre>
    end
end
// Next State Logic - Combinational part of state machine
always_comb begin
    // Default case to prevent latches
    next state = IDLE;
    case (present state)
        IDLE: begin
            // Move to SETUP when peripheral is selected
            if (PSEL) begin
                next state = SETUP;
            end else begin
                next state = IDLE;
            end
        end
        SETUP: begin
            // Move to ACCESS when PENABLE is asserted
            if (PENABLE) begin
               next state = ACCESS;
            end else begin
                next state = SETUP;
            end
        end
        ACCESS: begin
            if (PREADY) begin
                // Transaction completed
                if (!PSEL) begin
                    // If PSEL deasserted, go to IDLE
                    next state = IDLE;
                end else begin
                    // If PSEL still asserted, start new transaction
                    next state = SETUP;
                end
            end else begin
                // If not ready, wait
                next state = WAIT;
            end
        end
        WAIT: begin
            // Stay in WAIT state until PREADY is asserted
            if (PREADY) begin
                next state = ACCESS;
            end else begin
```

```
next state = WAIT;
               end
           end
           default: next state = IDLE;
        endcase
    end
    // Memory Write Logic - Handles write operations to the memory
    always ff @ (posedge PCLK or negedge PRESETn) begin
        if (!PRESETn) begin
            // Reset temporary register on reset
           tmp <= 32'h0;
       end else if ((present state == ACCESS) && PSEL && PENABLE && PWRITE) begi
           // Write operation: When in ACCESS state with PSEL, PENABLE active an
d PWRITE=1
            // Only use lower 10 bits of PADDR to address the 1024-entry memory
         mem[PADDR[9:0]] <= PWDATA;</pre>
            tmp <= PWDATA; // Store in temp register for debug purposes
           // Debug messages for write operation
           //$display("\n[%0t]:WRITE:\n memory[%0h] = %0h\n PWDATA = %0h\n PWRIT
E = %0h'',
           //
                     $time, PADDR[9:0], PWDATA, PWDATA, PWRITE);
           //$display("[%0t] Write: memory[%0h] = %0h", $time, PADDR[9:0], PWDAT
A);
       end
   end
    // Memory Read Logic - Handles read operations from the memory
    always ff @ (posedge PCLK or negedge PRESETn) begin
       if (!PRESETn) begin
            // Reset read data on reset
            PRDATA <= 32 h0;
       end else if ((present state == ACCESS) && PSEL && PENABLE && !PWRITE) beg
in
           // Read operation: When in ACCESS state with PSEL, PENABLE active and
 PWRITE=0
            // Only use lower 10 bits of PADDR to address the 1024-entry memory
         PRDATA <= mem[PADDR[9:0]];
           // Debug messages for read operation
           //$display("\n[%0t]:READ:\n memory[%0h] = %0h\n PRDATA = %0h\n PWRITE
 = %0h'',
                     $time, PADDR[9:0], mem[PADDR[9:0]], mem[PADDR[9:0]], PWRITE
);
            //$display("tmp %0h, PRDATA %0h", tmp, mem[PADDR[9:0]]);
           //$display("[%0t] Read: PRDATA = %0h", $time, mem[PADDR[9:0]]);
        end
    end
    // PREADY and PSLVERR logic
    assign PSLVERR = 1'b0; // Always indicate no error condition
                           // Slave is always ready in this implementation
    assign PREADY = 1'b1;
endmodule
_____
```

```
//testbench.sv
`include "interface.sv"
`include "uvm macros.svh"//
`include "test 1.sv"
module ahb ram tb;
 bit clk;
 bit rst;
 always #5 clk = ~clk;
 initial begin
   rst = 0;
   #5 rst = 1;
  intf vif(clk, rst);
  apb single port ram DUT(.PCLK(vif.clk),
                        .PRESETn(vif.rst),
                        .PSEL(vif.psel),
                        .PADDR(vif.paddr),
                        .PENABLE (vif.pen),
                        .PWRITE(vif.wr en),
                        .PWDATA(vif.pwdata),
                        .PRDATA(vif.prdata),
                        .PREADY (vif.pready),
                        .PSLVERR(vif.pselverr)
                       );
 initial begin
   // set interface in config db
   uvm_config_db#(virtual intf)::set(uvm_root::get(), "*", "vif", vif);
   // Dump waves
   $dumpfile("dump.vcd");
   $dumpvars(0);
  end
  initial begin
   run test("test 1");
   #50<del>0</del>;
   $finish();
  end
endmodule
```

```
// Interface.sv
interface intf(input logic clk, input logic rst);
 logic [31:0] paddr;
 logic wr en;
 logic psel;
 logic pen;
 logic [31:0] pwdata;
 logic [31:0] prdata;
 logic pready;
 logic pselverr;
 clocking cb drv @(posedge clk);
   default input #1 output #1;
    output paddr;
    output wr en;
    output psel;
    output pen;
    output pwdata;
    input prdata;
    input pready;
    input pselverr;
 endclocking
   clocking cb mon @(posedge clk);
   default input #1 output #1;
    input paddr;
    input wr en;
    input psel;
    input pen;
    input pwdata;
    input prdata;
    input pready;
    input pselverr;
 endclocking
 modport DUT(clocking cb drv, input clk, input rst);
 modport MON(clocking cb mon, input clk, input rst);
endinterface
```

```
//seq item.sv
import uvm pkg::*;
`include "uvm macros.svh"
class seq item extends uvm sequence item;
 randc bit psel;
 rand bit [31:0] paddr;
 rand bit pen;
 randc bit wr en;
 rand bit [31:0] pwdata;
 bit [31:0] prdata;
 bit pready;
 bit pselverr;
 function new(string name="seq item");
   super.new(name);
 endfunction
  `uvm object utils begin(seq item)
   `uvm field int(psel, UVM ALL ON)
   `uvm field int(paddr, UVM ALL ON)
   `uvm field int (pen, UVM ALL ON)
    `uvm field int(wr en, UVM ALL ON)
   `uvm field int(pwdata, UVM ALL ON)
   `uvm field int(prdata, UVM ALL ON)
   `uvm field int(pready, UVM ALL ON)
  `uvm field int(pselverr, UVM ALL ON)
  `uvm object utils end
 constraint A1 { //paddr[12:0] inside {[13'h0000:13'h1FFF]};
   paddr[12:0] inside {'h00ef,'h102f};
               // pwdata inside {[1111:'hFFFF]};
 constraint wr en c { soft wr en == 1;
                    soft psel == 1;
endclass
```

```
//uvm sequence.sv
`include "uvm macros.svh"
import uvm pkg::*;
class ram sequence extends uvm sequence# (seq item);
  `uvm object utils(ram sequence)
 seq item txn;
 function new(string name ="ram sequence");
   super.new(name);
 endfunction
 task bodv();
   txn = seq item::type id::create("txn");
   repeat(2) begin
                                             // this one line is enough for wo
      uvm do(txn);
rk from start item(req) to
                      //`uvm info(get type name(), "Data send to driver", UVM NON
      //`uvm info("GENERATOR","Data send to driver", UVM NONE)
                      // txn.print();
     $display("Created object of type :: SEQ 1.1 %s", txn.get type name());
    end
   repeat(2) begin
     start item(txn);
     if(!txn.randomize()) begin
       `uvm error(get type name(), "!! Randomization failed !!");
     end
     else begin
       // $display( "WRITE SEQ:: paddr=%0d, pwdata=%0d, wr en=%0d, psel=%0d, pe
n=%0d, prdata=%0d\n",txn.paddr, txn.pwdata, txn.wr en, txn.psel, txn.pen, txn.prd
ata);
       `uvm info(get type name(), "!! Randomization success !!", UVM HIGH);
       $display("Created object of type :: SEQ 1.2 %s", txn.get type name());
     end
     finish item(txn);
     //#10;
   end
 endtask
endclass
```

```
// sequence 2.sv
`include "uvm macros.svh"
import uvm pkg::*;
class write sequence extends uvm sequence# (seq item);
  `uvm object utils(write sequence)
 seq item txn;
 function new(string name ="write sequence");
   super.new(name);
 endfunction
 task body();
   txn = seq item::type id::create("txn");
   begin
     start item(txn);
     txn.paddr = 32'hF12345;
     txn.pwdata = 32'hFAFAFA;
     txn.wr en = 1'b1;
     txn.psel = 1'b1;
      begin
        $display("Created object of type :: SEQ 2.1 %s", txn.get type name());
        $display( "WRITE SEQ 2:: paddr=%0h, pwdata=%0h, wr en=%0d, psel=%0d, pe
n=%0d, prdata=%0h\n",txn.paddr, txn.pwdata, txn.wr en, txn.psel, txn.pen, txn.prd
ata);
        `uvm info(get type name(), "!! Sequence 2 is selected !!", UVM HIGH);
     end
     finish item(txn);
   end
          begin
      `uvm do(txn);
             //txn.print();
            $display("Created object of type :: SEQ 2.2 %s", txn.get type name()
);
            $display( "WRITE SEQ 2.2 :: paddr=%0h, pwdata=%0h, wr en=%0d, psel=
%0d, pen=%0d, prdata=%0h\n",txn.paddr, txn.pwdata, txn.wr en, txn.psel, txn.pen,
txn.prdata);
          end
 endtask
endclass
```

```
// sequence 3.sv
`include "uvm macros.svh"
import uvm pkg::*;
class read sequence extends uvm sequence# (seq item);
  `uvm object utils(read sequence)
 seq item txn;
 function new(string name ="read sequence");
   super.new(name);
 endfunction
 task body();
   txn = seq item::type id::create("txn");
 fork
   begin
     start item(txn);
     txn.paddr = 32'h101010;
     txn.pwdata = 32'h77777;
    // txn.wr en = 1'b1;
    // txn.psel =1'b1;
      begin
        $display("Created object of type :: SEQ 3.1 %s", txn.get type name());
        $display( "WRITE SEQ 3.1 :: paddr=%0h, pwdata=%0h, wr en=%0d, psel=%0d,
pen=%0d, prdata=%0h\n",txn.paddr, txn.pwdata, txn.wr en, txn.psel, txn.pen, txn.
prdata);
         `uvm info(get type name(), "!! Sequence 2 is selected !!", UVM HIGH);
     end
     finish item(txn);
   end
       begin
     start item(txn);
     txn.paddr = 32'hA1B1C2D3;
     txn.pwdata = 32'hE7D6D7D;
      begin
        $display("Created object of type :: SEQ 3.2 %s", txn.get type name());
        $display( "WRITE SEQ 3.2 :: paddr=%0h, pwdata=%0h, wr en=%0d, psel=%0d,
pen=%0d, prdata=%0h\n",txn.paddr, txn.pwdata, txn.wr en, txn.psel, txn.pen, txn.
prdata);
         `uvm info(get type name(), "!! Sequence 2 is selected !!", UVM HIGH);
     end
     finish item(txn);
   end
 ioin
endtask
endclass
```

```
// v sequence.sv
`include "uvm macros.svh"
import uvm pkg::*;
// Forward declarations - these classes should be defined elsewhere in your testb
typedef class virtual sequencer;
typedef class seq item;
typedef class ram sequence;
typedef class write sequence;
typedef class read sequence;
class virtual sequence extends uvm sequence#(seq item);
  `uvm object utils(virtual sequence)
  `uvm declare p sequencer(virtual sequencer)
 ram sequence seq1;
 write sequence seq2;
 read sequence seq3;
event seq1 done, seq2 done;
 function new(string name = "virtual sequence");
   super.new(name);
 endfunction
 virtual task body();
   seq1 = ram sequence::type id::create("seq1");
   seq2 = write sequence::type id::create("seq2");
   seq3 = read sequence::type id::create("seq3");
 fork
 begin : SEQ1 THREAD
   seq1.start(p sequencer.vir seqr);
    `uvm_info(get_type_name(), "Seq1 done", UVM HIGH)
   -> seq1 done; // trigger event when seq1 completes
 end
 begin : SEQ2 THREAD
   @seq1 done; // wait until seq1 completes
   seq2.start(p sequencer.vir seqr);
   `uvm info(get type name(), "Seq2 done", UVM HIGH)
   -> seq2 done; //trigger event when seq2 completes
 end
 begin : SEQ3 THREAD
   @seq2 done; // wait until seq2 completes
   seq3.start(p sequencer.vir seqr);
    `uvm info(get type name(), "Seq3 done", UVM LOW)
 end
join none
   wait fork;
    'uvm info(get type name(), "All 3 sequences completed!", UVM HIGH)
 endtask
endclass
```

```
// v sequencer.sv
`include "uvm macros.svh"
import uvm pkg::*;
class virtual sequencer extends uvm sequencer#(seq item); // parmaterize with uv
m sequence item
/ bcz it's a commen for multiple sequencer(multiple agents will have multiple seq
uencers) if there depends upon the tb infrasrtucture
 uvm sequencer #(seq item) vir seqr;
                                                      // handle of physical
sequencers
       `uvm component utils(virtual sequencer)
                                                    // FR macrow
        function new(input string name = "virtual sequencer", uvm component pare
nt = null);// default constructor component class in
              super.new(name, parent);
        endfunction: new
endclass: virtual sequencer
=====-----UVM DRIVER-------
// uvm driver.sv
class ram driver extends uvm driver#(seq item);
  `uvm component utils(ram driver)
 virtual intf vif;
 seq item txn;
 bit ok;
 function new(string name="ram driver", uvm component parent);
   super.new(name, parent);
 endfunction
  function void build phase (uvm phase phase);
   super.build phase(phase);
    `uvm_info(get_type_name(), "RAM:: DRIVER", UVM HIGH);
   //$display("Inside build phase= %s", get_type_name());
   ok = uvm config db#(virtual intf)::get(uvm root::get(), "get name()", "vif", vi
f);
   if(!ok | vif == null) begin
     `uvm fatal(get type name(), "DRV Not set at top level !! failed to get inte
rface");
```

```
end else begin
       `uvm_info(get_type_name(), "Interface is found", UVM_HIGH);
  endfunction
  task run phase (uvm phase phase);
     super.run phase(phase);
    forever begin
      seq item port.get next item(txn);
         // `uvm info(get type name, $sformatf("A = %0d, B = %0d", req.a, req.b),
UVM LOW);
         reset();
        drive write();
        drive read();
      seq item port.item done();
    end
  endtask
  task reset();
     @(posedge vif.DUT.clk) begin
      vif.DUT.rst <= 0;</pre>
          vif.DUT.cb drv.psel <=0 ;</pre>
          vif.DUT.cb_drv.paddr <=0 ;</pre>
         vif.DUT.cb_drv.pen <=0 ;</pre>
         vif.DUT.cb drv.wr en <=0 ;</pre>
         vif.DUT.cb drv.pwdata <=0 ;</pre>
         vif.DUT.cb drv.prdata <=0 ;</pre>
          vif.DUT.cb drv.pready <=0 ;</pre>
          vif.DUT.cb drv.pselverr <=0 ;</pre>
       vif.DUT.rst <= 1;</pre>
     end
  endtask
  task drive write();
    @ (posedge vif.DUT.clk) begin
      //SETUP phase
      vif.DUT.cb drv.psel <= 1;</pre>
      vif.DUT.cb drv.pen <= 1;</pre>
    end
     @ (posedge vif.DUT.clk) begin
      vif.DUT.cb drv.wr en <= 1;</pre>
      vif.DUT.cb drv.paddr <= txn.paddr;</pre>
      vif.DUT.cb drv.pwdata <= txn.pwdata;</pre>
    end
  endtask
    task drive read();
```

```
@(posedge vif.DUT.clk) begin

//SETUP phase
vif.DUT.cb_drv.psel <= 1;
vif.DUT.cb_drv.pen <= 1;
end

@(posedge vif.DUT.clk) begin

vif.DUT.cb_drv.wr_en <= 0;
vif.DUT.cb_drv.paddr <= txn.paddr;
txn.prdata = vif.DUT.cb_drv.prdata;
//$display("txn.prdata =%0h vif.DUT.cb_drv.prdata=%0h ",txn.prdata , vif.DUT.cb_drv.prdata);
end
endtask
endclass</pre>
```

```
// uvm monitor.sv
class ram monitor extends uvm monitor;
  `uvm component utils(ram monitor)
 uvm analysis port #(seq item) mon port;
 virtual intf vif;
 seq item mon txn;
 bit ok;
 function new(string name="ram monitor", uvm component parent);
   super.new(name, parent);
   mon_port = new("mon port", this);
   mon txn = new();
 endfunction
 function void build phase(uvm phase phase);
   super.build phase(phase);
   `uvm info(get type name(), "RAM:: MONITOR Inside build phase", UVM HIGH);
   //$display("Inside build phase= %s", get type name());
   ok = uvm config db#(virtual intf)::get(uvm root::get(), "get name()", "vif", vi
f);
```

```
if(!ok || vif == null) begin
       `uvm fatal(get type name(), "MON:: Not set at top level !! failed to get in
terface");
    end else begin
      `uvm info(get type name(), "Interface is found", UVM HIGH);
  endfunction
  task run phase (uvm phase phase);
    forever begin
      @ (posedge vif.MON.clk);
      // Valid APB access: only when transfer is completed
      if (vif.MON.cb mon.psel && vif.MON.cb mon.pen) begin
        mon txn = seq item::type id::create("mon txn", this);
        //$display("Created object of type MON:: %s", mon txn.get type name());
        mon txn.paddr
                         = vif.MON.cb mon.paddr;
        mon_txn.pwdata
mon_txn.wr_en
mon_txn.psel = vif.MON.cb_mon.pwdata;
e vif.MON.cb_mon.wr_en;
e vif.MON.cb_mon.psel;
        mon_txn.psel
mon_txn.pen
        mon txn.pselverr = vif.MON.cb mon.pselverr;
        // Wait 1 clk for valid PRDATA (especially for reads)
        if (!vif.MON.cb mon.wr en) begin
          @ (posedge vif.MON.clk);
        //end
        mon txn.prdata = vif.MON.cb mon.prdata;
        //$display("MON:: paddr=%0h, pwdata=%0h, prdata=%0h, wr en=%0h, psel=%0h
pen=%0h, pready=%0h",
                   mon txn.paddr, mon txn.pwdata, mon txn.prdata, mon txn.wr en,
           //
mon txn.psel, mon txn.pen, mon txn.pready);
        end
        mon port.write(mon txn);
      end
    end
  endtask
endclass
```

```
// uvm agent.sv
class ram agent extends uvm agent;
  `uvm component utils(ram agent)
 uvm sequencer#(seq item) seqr;
 ram driver drv;
 ram monitor mon;
 function new(string name="ram agent", uvm component parent);
   super.new(name, parent);
 endfunction
  function void build phase (uvm phase phase);
   super.build phase(phase);
    `uvm_info(get_type_name(), "RAM:: AGENT", UVM HIGH);
   $display("Inside build phase= %s", get type name());
   mon = ram_monitor::type_id::create("mon", this);
   $display("Created object of type AGT :: %s", mon.get type name());
   if (get is active == UVM ACTIVE) begin
     seqr = uvm sequencer#(seq item)::type id::create("seqr", this);
     $display("Created object of type AGT :: %s", seqr.get_type_name());
     drv = ram driver::type id::create("drv", this);
     $display("Created object of type AGT:: %s", drv.get type name());
   end
 endfunction
 function void connect phase (uvm phase phase);
   if (get is active == UVM ACTIVE) begin
     drv.seq item port.connect(seqr.seq item export) ;
   end
 endfunction
// function run phase(uvm phase phase);
  // super.run phase(phase);
// endfunction
endclass
```

```
// uvm env.sv
class ram env extends uvm env;
 ram agent ragt;
 ram scb rscb;
 virtual sequencer v seqr;
 //ram sequencer ram seqr;
  `uvm component utils(ram env)
 //constructor
 function new(string name ="ram env", uvm component parent);
   super.new(name, parent);
    `uvm info("ENV const", "Inside Constructor!", UVM HIGH)
 endfunction
 //build phase
 function void build phase (uvm phase phase);
   super.build phase(phase);
    'uvm info(get type name(), "Inside Build phase!", UVM HIGH)
   //ram segr = ram sequencer::type id::create("ram segr", this);
   v seqr = virtual sequencer::type id::create("v seqr", this);
   $display("Created object of type:: ENV %s", v seqr.get type name());
   // Create the agents and other components here
   ragt = ram agent::type id::create("ragt", this);
   $display("Created object of type:: ENV %s", ragt.get type name());
   rscb = ram scb::type id::create("rscb", this);
   $display("Created object of type:: ENV %s", rscb.get type name());
   // Ensure the objects are allocated before accessing them
   assert(ragt != null) else `uvm_fatal("ENV", "Failed to create ragt");
   assert(rscb != null) else `uvm fatal("ENV", "Failed to create rscb");
 endfunction
 //connect phase
 function void connect phase(uvm phase phase);
   assert(ragt != null) else `uvm fatal("ENV", "ragt not created during build ph
ase");
   assert(rscb != null) else `uvm fatal("ENV", "rscb not created during build ph
ase");
   ragt.mon.mon port.connect(rscb.scb export);
   v seqr.vir seqr = ragt.seqr;
 endfunction
 function void end of elaboration phase (uvm phase phase);
 uvm factory factory = uvm factory::get();
  `uvm_info(get_type_name(), "Information printed from top env::end of elaboratio
n_phase method", UVM_MEDIUM)
  uvm info(get type name(), $sformatf("Verbosity threshold is %d", get report ve
rbosity level()), UVM MEDIUM)
 uvm top.print topology();
 factory.print();
endfunction : end of elaboration phase
endclass
```

```
====--------------------------SCOREBOARD-------------------------------=====
// uvm scb.sv
//you can use uvm analysis imp instead of uvm analysis export + fifo if you want
to directly receive transactions into the scoreboard without using a FIFO.
class ram scb extends uvm scoreboard;
  `uvm component utils(ram scb)
 // Direct analysis implementation port (monitor connects to this)
 uvm analysis imp #(seq item, ram scb) scb export;
 // Reference model: sparse RAM of 32-bit data
 bit [31:0] mem model [*];
 int check count=1;
 //----
 // Constructor
  //-----
 function new(string name = "ram scb", uvm component parent = null);
   super.new(name, parent);
 endfunction
 //----
 // Build phase
 //----
 function void build phase (uvm phase phase);
   super.build phase(phase);
   scb export = new("scb imp", this);
 endfunction
  //----
  // write(): Called when monitor sends a txn
 function void write(seq item txn);
   if (txn.psel && txn.pen && txn.pready) begin
     if (txn.wr en) begin
       // Write operation
       mem model[txn.paddr] = txn.pwdata;
       //`uvm info(get type name(),
        // $sformatf("T=%0t WRITE: Addr=0x%0h Data=0x%0h", $time, txn.paddr, txn
.pwdata), UVM LOW);
     end
     else begin
       // Read operation
       if (!mem model.exists(txn.paddr)) begin
         //`uvm warning(get_type_name(),
               // $sformatf("READ BEFORE WRITE @ Addr=0x%0h: Actual=0x%0h
mem model[txn.paddr]=%0h mem model.exists(txn.paddr)=%0d", txn.paddr, txn.prdata
, mem model[txn.paddr], mem model.exists(txn.paddr)));
       else if (txn.prdata !== mem model[txn.paddr]) begin
         `uvm error(get type name(),
                    $sformatf("READ MISMATCH @ Addr=0x%0h: Expected=0x%0h, Got=0
x%0h\n'',
```

```
txn.paddr, mem model[txn.paddr], txn.prdata));
       end
       else begin
         `uvm info(get type name(),
                 $sformatf("T=%0t <<< READ MATCH >>> Addr=0x%0h: Expected=0x%0
h, Got=0x%0h\n",
            $time, txn.paddr, mem model[txn.paddr], txn.prdata), UVM LOW);
        check count++;
       end
     end
   end
 endfunction
 //----
 // report phase(): Print summary
 function void report phase(uvm phase phase);
   super.report phase(phase);
   `uvm info(get type name(),
     $sformatf("RAM SCB: Total Read Checks = %0d", check count), UVM NONE);
 endfunction
endclass
_____
====----PACKAGE-----PACKAGE-----
//package.sv
package ram env pkg;
`include "seq item.sv"
`include "uvm sequence.sv"
`include "sequence 2.sv"
`include "sequence_3.sv"
`include "v sequence.sv"
`include "v sequencer.sv"
`include "uvm driver.sv"
`include "uvm monitor.sv"
`include "uvm scb.sv"
`include "uvm agent.sv"
`include "uvm env.sv"
endpackage
```

```
//test 1.sv
`include "uvm macros.svh"
import uvm pkg::*;
`include "package.sv"
import ram env pkg::*;
//----
// BASE TEST CLASS - Common functionality for all tests
//-----
class test 1 extends uvm test;
 `uvm component utils(test 1)
 // Environment handle
 ram env env;
 // Virtual sequence handle
 virtual sequence v seq;
 // Test configuration parameters
 protected int num iterations = 1;
 function new(string name = "test 1", uvm component parent);
   super.new(name, parent);
 endfunction
 // Build phase - Create environment
 virtual function void build phase(uvm phase phase);
   super.build phase(phase);
   // Create environment
   env = ram env::type id::create("ram env", this);
   `uvm info("BASE TEST", $sformatf("Created environment of type: %s", env.get t
ype name()), UVM LOW)
 endfunction
 // Connect phase - Make connections
 virtual function void connect phase(uvm_phase phase);
   super.connect phase(phase);
   `uvm info("BASE TEST", "Connect Phase completed!", UVM LOW)
 endfunction
 // End of elaboration phase - Print topology
 virtual function void end of elaboration phase (uvm phase phase);
   super.end of elaboration phase(phase);
   `uvm info("BASE TEST", "Printing testbench topology:", UVM LOW)
   uvm top.print topology();
 endfunction
 // Run phase - Base implementation
 virtual task run phase(uvm phase phase);
   super.run phase(phase);
   // Raise objection
   phase.raise objection(this);
   `uvm info("BASE TEST", "Starting base test run phase", UVM MEDIUM)
```

// Create virtual sequence

```
v seq = virtual sequence::type id::create("v seq");
   // Execute test-specific sequence
   `uvm info("BASE TEST", "Executing default sequence", UVM MEDIUM)
   repeat(num iterations) begin
     v seq.start(env.v seqr);
   end
    // Add some settling time
   #100;
   // Drop objection
   phase.drop objection(this);
    uvm info(\overline{\text{get}} type name(), " > > > > Test completed successfully < < < <
", UVM LOW)
  endtask
endclass: test 1
_____
[2025-09-05 11:51:58 UTC] vlib work && vlog '-timescale' 'lns/1ns' +incdir+$RIVIE
RA_HOME/vlib/uvm-1.2/src -l uvm_1_2 -err VCP2947 W9 -err VCP2974 W9 -err VCP3003
W9 -err VCP5417 W9 -err VCP6120 W9 -err VCP7862 W9 -err VCP2129 W9 design.sv test
bench.sv && vsim -c -do "vsim +access+r; run -all; exit"
VSIMSA: Configuration file changed: `/home/runner/library.cfg'
ALIB: Library "work" attached.
work = /home/runner/work/work.lib
MESSAGE SP VCP2124 "Package uvm pkg found in library uvm 1 2."
MESSAGE "Unit top modules: ahb ram tb."
SUCCESS "Compile success 0 Errors 0 Warnings Analysis time: 6[s]."
done
# Aldec, Inc. Riviera-PRO version 2023.04.112.8911 built for Linux64 on May 12, 2
023.
# HDL, SystemC, and Assertions simulator, debugger, and design environment.
# (c) 1999-2023 Aldec, Inc. All rights reserved.
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD 0049 Package 'uvm pkg' does not have a `timescale dir
ective, but previous modules do.
# ELBREAD: Elaboration time 0.7 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library '/usr/share/Riviera-PRO/bin/libsystf.so'
# ELAB2: Create instances ...
# KERNEL: Info: Loading library: /usr/share/Riviera-PRO/bin/uvm 1 2 dpi
# KERNEL: Time resolution set to 1ns.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
```

```
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.1 [s]
# SLP: Finished : 0.1 [s]
# SLP: 0 primitives and 5 (33.33%) other processes in SLP
# SLP: 25 (0.08%) signals in SLP and 105 (0.34%) interface signals
# ELAB2: Elaboration final pass complete - time: 2.8 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Riviera-PRO EDU Edition. The performance of
simulation is reduced.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 30149 kB (elbread=2110 elab2=23049 kernel=4989
sdf=0)
# KERNEL: UVM INFO /home/build/vlib1/vlib/uvm-1.2/src/base/uvm root.svh(392) @ 0:
reporter [UVM/RELNOTES]
# KERNEL: -----
# KERNEL: UVM-1.2
# KERNEL: (C) 2007-2014 Mentor Graphics Corporation
# KERNEL: (C) 2007-2014 Cadence Design Systems, Inc.
# KERNEL: (C) 2006-2014 Synopsys, Inc.
# KERNEL: (C) 2011-2013 Cypress Semiconductor Corp.
# KERNEL: (C) 2013-2014 NVIDIA Corporation
# KERNEL: ------
# KERNEL:
           *********** IMPORTANT RELEASE NOTES
# KERNEL:
# KERNEL:
# KERNEL: You are using a version of the UVM library that has been compiled
# KERNEL: with `UVM_NO_DEPRECATED undefined.
# KERNEL: See http://www.eda.org/svdb/view.php?id=3313 for more details.
# KERNEL:
# KERNEL: You are using a version of the UVM library that has been compiled
# KERNEL: with `UVM OBJECT DO NOT NEED CONSTRUCTOR undefined.
# KERNEL: See http://www.eda.org/svdb/view.php?id=3770 for more details.
# KERNEL:
# KERNEL:
               (Specify +UVM NO RELNOTES to turn off this notice)
# KERNEL:
# KERNEL: ASDB file was created in location /home/runner/dataset.asdb
# KERNEL: UVM INFO @ 0: reporter [RNTST] Running test test 1...
# KERNEL: UVM INFO /home/runner/test 1.sv(31) @ 0: uvm_test_top [BASE_TEST] Creat
ed environment of type: ram env
# KERNEL: Created object of type:: ENV virtual sequencer
# KERNEL: Created object of type:: ENV ram agent
# KERNEL: Created object of type:: ENV ram scb
# KERNEL: Inside build phase= ram agent
# KERNEL: Created object of type AGT :: ram monitor
# KERNEL: Created object of type AGT :: uvm sequencer
# KERNEL: Created object of type AGT:: ram driver
# KERNEL: UVM INFO /home/runner/test 1.sv(\overline{37}) @ 0: uvm test top [BASE TEST] Conne
ct Phase completed!
# KERNEL: UVM_INFO /home/runner/uvm_env.sv(46) @ 0: uvm_test_top.ram_env [ram_env
Information printed from top env::end of elaboration phase method
# KERNEL: UVM INFO /home/runner/uvm env.sv(47) @ 0: uvm test top.ram env [ram env
] Verbosity threshold is
                               200
# KERNEL: UVM INFO /home/build/vlib1/vlib/uvm-1.2/src/base/uvm root.svh(583) @ 0:
reporter [UVMTOP] UVM testbench topology:
# KERNEL: -----
# KERNEL: Name
                                 Type
                                                       Size Value
```

```
# KERNEL: -----
# KERNEL: -----
# KERNEL:
# KERNEL: UVM INFO /home/build/vlib1/vlib/uvm-1.2/src/base/uvm factory.svh(1645)
@ 0: reporter [UVM/FACTORY/PRINT]
# KERNEL: #### Factory Configuration (*)
# KERNEL:
# KERNEL: No instance or type overrides are registered with this factory
# KERNEL:
# KERNEL: All types registered with the factory: 66 total
# KERNEL: Type Name
# KERNEL: -----
# KERNEL: ram_agent
# KERNEL: ram_driver
# KERNEL: ram_env
# KERNEL: ram_monitor
# KERNEL: ram_scb
# KERNEL: ram_sequence
# KERNEL: read sequence
# KERNEL: seq item
# KERNEL: test_1
# KERNEL: virtual_sequence
# KERNEL: virtual_sequencer
# KERNEL: write sequence
# KERNEL: (*) Types with no associated type name will be printed as <unknown>
# KERNEL:
# KERNEL: ####
# KERNEL:
# KERNEL:
# KERNEL: UVM INFO /home/runner/test 1.sv(43) @ 0: uvm test top [BASE TEST] Print
ing testbench topology:
# KERNEL: UVM INFO /home/build/vlib1/vlib/uvm-1.2/src/base/uvm root.svh(583) @ 0:
 reporter [UVMTOP] UVM testbench topology:
# KERNEL: ------
                         Type
                                             Size Value
# KERNEL: Name
```

```
# KERNEL: ------
# KERNEL: -----
# KERNEL:
# KERNEL: UVM INFO /home/runner/test 1.sv(54) @ 0: uvm test top [BASE TEST] Start
ing base test run phase
# KERNEL: UVM INFO /home/runner/test 1.sv(60) @ 0: uvm test top [BASE TEST] Execu
ting default sequence
# KERNEL: Created object of type :: SEQ 1.1 seq item
# KERNEL: UVM INFO /home/runner/uvm scb.sv(56) @ 75: uvm test top.ram env.rscb [r
am scb] T=75 <<< READ MATCH >>> Addr=0xf90460ef: Expected=0xbd257066, Got=0xbd257
066
# KERNEL:
# KERNEL: Created object of type :: SEQ 1.1 seq item
# KERNEL: Created object of type :: SEQ 1.2 seq_item
# KERNEL: UVM INFO /home/runner/uvm scb.sv(56) @ 125: uvm test top.ram env.rscb [
ram scb] T=125 <<< READ MATCH >>> Addr=0xfc45302f: Expected=0xd195b843, Got=0xd19
5b843
# KERNEL:
# KERNEL: Created object of type :: SEQ 1.2 seq item
# KERNEL: UVM INFO /home/runner/uvm scb.sv(56) @ 175: uvm test top.ram env.rscb [
ram scb] T=175 <<< READ MATCH >>> Addr=0xfedf60ef: Expected=0xaebc5827, Got=0xaeb
c58\overline{2}7
# KERNEL:
# KERNEL: Created object of type :: SEQ 2.1 seq item
# KERNEL: WRITE SEQ 2:: paddr=f12345, pwdata=fafafa, wr en=1, psel=1, pen=0, prd
ata=0
# KERNEL:
# KERNEL: UVM INFO /home/runner/uvm scb.sv(56) @ 225: uvm test top.ram env.rscb [
ram scb] T=225 <<< READ MATCH >>> Addr=0x220502f: Expected=0xc32ca004, Got=0xc32c
# KERNEL:
# KERNEL: UVM INFO /home/runner/uvm scb.sv(56) @ 275: uvm test top.ram env.rscb [
ram scb] T=275 <<< READ MATCH >>> Addr=0xf12345: Expected=0xfafafa, Got=0xfafafa
# KERNEL: Created object of type :: SEQ 2.2 seq item
```

```
# KERNEL: WRITE SEQ 2.2 :: paddr=6ee1b02f, pwdata=ca6ffb69, wr en=1, psel=1, pen
=0, prdata=fafafa
# KERNEL:
# KERNEL: Created object of type :: SEQ 3.1 seq item
# KERNEL: WRITE SEQ 3.1 :: paddr=101010, pwdata=77777, wr en=0, psel=0, pen=0, p
rdata=0
# KERNEL:
# KERNEL: UVM INFO /home/runner/uvm scb.sv(56) @ 325: uvm test top.ram env.rscb [
ram scb] T=325 <<< READ MATCH >>> Addr=0x6ee1b02f: Expected=0xca6ffb69, Got=0xca6
ffb69
# KERNEL:
# KERNEL: Created object of type :: SEQ 3.2 seq item
# KERNEL: WRITE SEQ 3.2 :: paddr=a1b1c2d3, pwdata=e7d6d7d, wr en=0, psel=0, pen=
0, prdata=ca6ffb69
# KERNEL:
# KERNEL: UVM INFO /home/runner/uvm scb.sv(56) @ 375: uvm test top.ram env.rscb [
ram scb] T=37\overline{5} <<< READ MATCH >>> A\overline{d}dr=0x101010: Expected=0x77\overline{7}77, Got=0x777777
# KERNEL:
# KERNEL: UVM INFO /home/runner/v sequence.sv(54) @ 395: uvm test top.ram env.v s
eqr@@v seq [virtual sequence] Seq3 done
# KERNEL: UVM ERROR /home/runner/uvm scb.sv(51) @ 425: uvm test top.ram env.rscb
[ram scb] READ MISMATCH @ Addr=0xa1b1c2d3: Expected=0xe7d6d7d, Got=0x77777
# KERNEL:
# KERNEL: UVM INFO /home/runner/uvm scb.sv(56) @ 445: uvm test top.ram env.rscb [
ram scb] T=445 <<< READ MATCH >>> Addr=0xa1b1c2d3: Expected=0xe7d6d7d, Got=0xe7d6
d7d
# KERNEL:
# KERNEL: UVM INFO /home/runner/uvm scb.sv(56) @ 465: uvm test top.ram env.rscb [
ram scb] T=465 <<< READ MATCH >>> Addr=0xa1b1c2d3: Expected=0xe7d6d7d, Got=0xe7d6
d7d
# KERNEL:
# KERNEL: UVM INFO /home/runner/uvm scb.sv(56) @ 485: uvm test top.ram env.rscb [
ram scb] T=485 <<< READ MATCH >>> Addr=0xa1b1c2d3: Expected=0xe7d6d7d, Got=0xe7d6
d7d
# KERNEL:
# KERNEL: UVM INFO /home/runner/test 1.sv(70) @ 495: uvm test top [test 1] >>>
>> Test completed successfully < < < < <
# KERNEL: UVM INFO /home/build/vlib1/vlib/uvm-1.2/src/base/uvm objection.svh(1271
) @ 495: reporter [TEST DONE] 'run' phase is ready to proceed to the 'extract' ph
# KERNEL: UVM INFO /home/runner/uvm scb.sv(70) @ 495: uvm test top.ram env.rscb [
ram scb] RAM SCB: Total Read Checks = 11
# KERNEL: UVM INFO /home/build/vlib1/vlib/uvm-1.2/src/base/uvm report server.svh(
869) @ 495: reporter [UVM/REPORT/SERVER]
# KERNEL: --- UVM Report Summary ---
# KERNEL:
# KERNEL: ** Report counts by severity
# KERNEL: UVM INFO : 26
# KERNEL: UVM WARNING :
# KERNEL: UVM ERROR :
# KERNEL: UVM FATAL :
# KERNEL: ** Report counts by id
# KERNEL: [BASE TEST]
# KERNEL: [RNTST]
# KERNEL: [TEST DONE]
# KERNEL: [UVM/FACTORY/PRINT]
# KERNEL: [UVM/RELNOTES]
# KERNEL: [UVMTOP]
# KERNEL: [ram env]
```

```
# KERNEL: [ram_scb] 12
# KERNEL: [test_1] 1
# KERNEL: [virtual_sequence] 1
# KERNEL:
# RUNTIME: Info: RUNTIME_0068 uvm_root.svh (521): $finish called.
# KERNEL: Time: 495 ns, Iteration: 57, Instance: /ahb_ram_tb, Process: @INITIA
L#44_3@.
# KERNEL: stopped at time: 495 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# VSIM: Simulation has finished.
Finding VCD file...
./dump.vcd
[2025-09-05 11:52:12 UTC] Opening EPWave...
Done
```