Carnegie Mellon

## **Machine-Level Programming I: Basics**

15-213/18-213: Introduction to Computer Systems 5<sup>th</sup> Lecture, Jan 29, 2013

#### Instructors:

Seth Copen Goldstein, Anthony Rowe, Greg Kesden

# **Today: Machine Programming I: Basics**

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Intro to x86-64

Carnegie Mellon


### **Intel x86 Processors**


- Totally dominate laptop/desktop/server market
- Evolutionary design
  - Backwards compatible up until 8086, introduced in 1978
  - Added more features as time goes on
- Complex instruction set computer (CISC)
  - Many different instructions with many different formats
    - But, only small subset encountered with Linux programs
  - Hard to match performance of Reduced Instruction Set Computers (RISC)
  - But, Intel has done just that!
    - In terms of speed. Less so for low power.


### Intel x86 Evolution: Milestones


Four cores (our shark machines)

Name Date **Transistors** MHz **8086** 1978 29K 5-10 First 16-bit Intel processor. Basis for IBM PC & DOS 1MB address space **386** 1985 275K 16-33 • First 32 bit Intel processor, referred to as IA32 Added "flat addressing", capable of running Unix ■ Pentium 4F 2004 125M 2800-3800 First 64-bit Intel processor, referred to as x86-64 ■ Core 2 2006 291M 1060-3500 • First multi-core Intel processor 2008 ■ Core i7 731M 1700-3900










### More on Moore's Law

You can buy this for \$20 today.






## Intel x86 Processors, cont.

### ■ Machine Evolution

1985
1993
1997
1995
1999
2001
2006
2008



#### Added Features

- Instructions to support multimedia operations
- Instructions to enable more efficient conditional operations
- Transition from 32 bits to 64 bits
- More cores

10

Carnegie Mellon

11

# x86 Clones: Advanced Micro Devices (AMD)

### **■** Historically

- AMD has followed just behind Intel
- A little bit slower, a lot cheaper

#### Then

- Recruited top circuit designers from Digital Equipment Corp. and other downward trending companies
- Built Opteron: tough competitor to Pentium 4
- Developed x86-64, their own extension to 64 bits

### Intel's 64-Bit

- Intel Attempted Radical Shift from IA32 to IA64
  - Totally different architecture (Itanium)
  - Executes IA32 code only as legacy
  - Performance disappointing
- AMD Stepped in with Evolutionary Solution
  - x86-64 (now called "AMD64")
- Intel Felt Obligated to Focus on IA64
  - Hard to admit mistake or that AMD is better
- 2004: Intel Announces EM64T extension to IA32
  - Extended Memory 64-bit Technology
  - Almost identical to x86-64!
- All but low-end x86 processors support x86-64
  - But, lots of code still runs in 32-bit mode

Carnegie Mello

## **Our Coverage**

- IA32
  - The traditional x86
  - shark> gcc -m32 hello.c
- x86-64
  - The emerging standard
  - shark> gcc hello.c
  - shark> gcc -m64 hello.c
- Presentation
  - Book presents IA32 in Sections 3.1—3.12
  - Covers x86-64 in 3.13
  - We will cover both simultaneously
  - Some labs will be based on x86-64, others on IA32

## **Today: Machine Programming I: Basics**

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Intro to x86-64

14


Carnegie Mellon

13

## **Definitions**

- Architecture: (also ISA: instruction set architecture) The parts of a processor design that one needs to understand to write assembly code.
  - Examples: instruction set specification, registers.
- Microarchitecture: Implementation of the architecture.
  - Examples: cache sizes and core frequency.
- Example ISAs (Intel): x86, IA

# **Assembly Programmer's View**



### **Programmer-Visible State**

- PC: Program counter
  - Address of next instruction
  - Called "EIP" (IA32) or "RIP" (x86-64)
- Register file
  - Heavily used program data
- Condition codes
  - Store status information about most recent arithmetic operation
  - Used for conditional branching


Carnegie Mellor

### Memory

- Byte addressable array
- Code and user data
- Stack to support procedures

## **Turning C into Object Code**

- Code in files p1.c p2.c
- Compile with command: gcc -O1 pl.c p2.c -o p
  - Use basic optimizations (-O1)
  - Put resulting binary in file p



**Compiling Into Assembly** 

#### C Code

```
int sum(int x, int y)
{
  int t = x+y;
  return t;
}
```

### **Generated IA32 Assembly**

```
sum:
   pushl %ebp
   movl %esp,%ebp
   movl 12(%ebp),%eax
   addl 8(%ebp),%eax
   popl %ebp
   ret
```

Obtain with command

```
/usr/local/bin/gcc -O1 -S code.c
Produces file code.s
```

18

Carnegie Mello

17

Carnegie Mellon

# **Assembly Characteristics: Data Types**

- "Integer" data of 1, 2, or 4 bytes
  - Data values
  - Addresses (untyped pointers)
- Floating point data of 4, 8, or 10 bytes
- No aggregate types such as arrays or structures
  - Just contiguously allocated bytes in memory

**Assembly Characteristics: Operations** 

- Perform arithmetic function on register or memory data
- Transfer data between memory and register
  - Load data from memory into register
  - Store register data into memory
- Transfer control
  - Unconditional jumps to/from procedures
  - Conditional branches

## **Object Code**

#### Code for sum

0x401040 <sum>: 0x550x890xe5d8x00x450x0c0x030x450x08 Total of 11 bytes 0x5d

0xc3

#### Assembler

- Translates .s into .o
- Binary encoding of each instruction
- Nearly-complete image of executable code
- Missing linkages between code in different files

#### Linker

- Resolves references between files
- Combines with static run-time libraries
  - E.g., code for malloc, printf
- Some libraries are dynamically linked
  - Linking occurs when program begins execution

## **Machine Instruction Example**

int t = x+y;

addl 8(%ebp),%eax

Similar to expression:

x += y

More precisely:

int eax;

int \*ebp;

eax += ebp[2]

0x80483ca: 03 45 08

C Code

Add two signed integers

### Assembly

- Add 2 4-byte integers
  - "Long" words in GCC parlance
  - Same instruction whether signed or unsigned
- Operands:

x: Register %eax

y: Memory M[%ebp+8]

t: Register %eax

- Return function value in %eax

### Object Code

- 3-byte instruction
- Stored at address 0x80483ca

21

## **Disassembling Object Code**

Each instruction

1, 2, or 3 bytes

· Starts at address

0x401040

#### Disassembled

080483c4 <	sum>:			
80483c4:	55	F	oush	%ebp
80483c5:	89 e5	n	nov	%esp,%ebp
80483c7:	8b 45	0c m	nov	0xc(%ebp),%eax
80483ca:	03 45	08 a	add	0x8(%ebp),%eax
80483cd:	5d	F	pop	%ebp
80483ce:	c3	r	ret	

#### Carnegie Mellon

#### Disassembler

objdump -d p

- Useful tool for examining object code
- Analyzes bit pattern of series of instructions
- Produces approximate rendition of assembly code
- Can be run on either a . out (complete executable) or . o file

# **Alternate Disassembly**

### **Object**

0x401040: 0x550x890xe5d8x00x450x0c0x030x450x080x5d0xc3

### Disassembled

Dump of assembler code for function sum: 0x080483c4 < sum + 0 > :%ebp push 0x080483c5 <sum+1>: mov %esp,%ebp 0x080483c7 <sum+3>: 0xc(%ebp),%eax mov 0x080483ca <sum+6>: add 0x8(%ebp),%eax 0x080483cd <sum+9>: pop %ebp 0x080483ce < sum + 10>:ret

### **■** Within gdb Debugger

q dbp

disassemble sum

Disassemble procedure

x/11xb sum

Examine the 11 bytes starting at sum

22

Carnegie Mello

## What Can be Disassembled?

```
% objdump -d WINWORD.EXE
WINWORD.EXE:
              file format pei-i386
No symbols in "WINWORD.EXE".
Disassembly of section .text:
30001000 <.text>:
30001000: 55
                          push
                                 %ebp
30001001: 8b ec
                          mov
                                 %esp,%ebp
                                 $0xffffffff
30001003:
          6a ff
                          push
30001005:
          68 90 10 00 30 push
                                 $0x30001090
3000100a: 68 91 dc 4c 30 push
                                 $0x304cdc91
```

- Anything that can be interpreted as executable code
- Disassembler examines bytes and reconstructs assembly source

**Today: Machine Programming I: Basics** 

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Intro to x86-64


Carnegie Mellor

#### Carnegie Mellon

25

# **Integer Registers (IA32)**

general purpose



Origin (mostly obsolete)

> accumulate counter

data

base

source index

destination

pointer

27

16-bit virtual registers (backwards compatibility)

stack pointer base

**Moving Data: IA32** 

Moving Data mov1 Source, Dest:

Operand Types

- Immediate: Constant integer data
  - Example: \$0x400, \$-533
  - Like C constant, but prefixed with \\$'
  - Encoded with 1, 2, or 4 bytes
- Register: One of 8 integer registers
  - Example: %eax, %edx
  - But %esp and %ebp reserved for special use
  - Others have special uses for particular instructions
- Memory: 4 consecutive bytes of memory at address given by register
  - Simplest example: (%eax)
  - Various other "address modes"

%eax %ecx %edx %ebx %esi

%edi %esp

%ebp

## movl Operand Combinations

Cannot do memory-memory transfer with a single instruction

## **Simple Memory Addressing Modes**

- Normal (R) Mem[Reg[R]]
  - Register R specifies memory address
  - Aha! Pointer dereferencing in C

```
movl (%ecx),%eax
```

- Displacement D(R) Mem[Reg[R]+D]
  - Register R specifies start of memory region
  - Constant displacement D specifies offset

movl 8(%ebp),%edx

30

Carnegie Mello

#### Carnegie Mellon

29

## **Using Simple Addressing Modes**

```
swap:
                              pushl %ebp
void swap(int *xp, int *yp)
                                     %esp,%ebp
                              pushl %ebx
 int t0 = *xp;
 int t1 = *yp;
                                     8(%ebp), %edx
 *xp = t1;
                                     12(%ebp), %ecx
                              movl
  *yp = t0;
                              movl
                                     (%edx), %ebx
                                                        Body
                                     (%ecx), %eax
                              movl
                                     %eax, (%edx)
                              movl
                                     %ebx, (%ecx)
                              movl
                              popl
                                     %ebx
                              lgog
                              ret
```

# **Using Simple Addressing Modes**

```
void swap(int *xp, int *yp)
{
   int t0 = *xp;
   int t1 = *yp;
   *xp = t1;
   *yp = t0;
}
```


```
swap:
  pushl %ebp
  movl %esp,%ebp
  pushl %ebx

movl 8(%ebp), %edx
  movl 12(%ebp), %ecx
  movl (%edx), %ebx
  movl (%ecx), %eax
  movl %eax, (%edx)
  movl %ebx, (%ecx)

popl %ebx
  popl %ebp
  ret
Finish
```

# **Understanding Swap**

```
void swap(int *xp, int *yp)
{
  int t0 = *xp;
  int t1 = *yp;
  *xp = t1;
  *yp = t0;
}
```




Carnegie Mellon

Register	Value
%edx	хp
%ecx	ур
%ebx	t0
%eax	t1


```
movl 8(%ebp), %edx # edx = xp
movl 12(%ebp), %ecx # ecx = yp
movl (%edx), %ebx # ebx = *xp (t0)
movl (%ecx), %eax # eax = *yp (t1)
movl %eax, (%edx) # *xp = t1
movl %ebx, (%ecx) # *yp = t0
```


#### Carnegie Mellon Address **Understanding Swap** 123 0x124456 0x1200x11c %eax 0x118Offset %edx 0x11412 0x120yр 0x110 %ecx 8 0x124хp 0x10c %ebx Rtn adr 0x108%esi %ebp 0x104%edi 0x100%esp movl 8(%ebp), %edx # edx = xp%ebp 0x104# ecx = yp movl 12(%ebp), %ecx # ebx = \*xp (t0) (%edx), %ebx movl (%ecx), %eax # eax = \*yp (t1) movl %eax, (%edx) # \*xp = t1%ebx, (%ecx) # \*yp = t0


Carnegie Mellon Address **Understanding Swap** 123 0x124456 0x1200x11c %eax 0x118Offset %edx 0x1240x1140x12012 yр 0x110%ecx 8 0x124хp 0x10c %ebx Rtn adr 0x108%esi  $%ebp \longrightarrow 0$ 0x104%edi 0x100%esp 8(%ebp), %edx %ebp 0x10412(%ebp), %ecx # ecx = yp(%edx), %ebx # ebx = \*xp (t0) (%ecx), %eax # eax = \*yp (t1) movl %eax, (%edx) # \*xp = t1# \*yp = t0%ebx, (%ecx) movl




35









## **Complete Memory Addressing Modes**

### ■ Most General Form

D(Rb,Ri,S) Mem[Reg[Rb]+S\*Reg[Ri]+D]

D: Constant "displacement" 1, 2, or 4 bytes

• Rb: Base register: Any of 8 integer registers

■ Ri: Index register: Any, except for %esp

• Unlikely you'd use %ebp, either

S: Scale: 1, 2, 4, or 8 (why these numbers?)

### ■ Special Cases

(Rb,Ri)	Mem[Reg[Rb]+Reg[Ri]]
D(Rb,Ri)	Mem[Reg[Rb]+Reg[Ri]+D]
(Rb,Ri,S)	Mem[Reg[Rb]+S*Reg[Ri]]

## **Today: Machine Programming I: Basics**

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Intro to x86-64

42

Carnegie Mellon

43

# Data Representations: IA32 + x86-64

### Sizes of C Objects (in Bytes)

C Data Type	Gener	ic 32-bit Intel IA32	2 x86-64
<ul><li>unsigned</li></ul>	4	4	4
<ul><li>int</li></ul>	4	4	4
<ul><li>long int</li></ul>	4	4	8
<ul><li>char</li></ul>	1	1	1
<ul><li>short</li></ul>	2	2	2
<ul><li>float</li></ul>	4	4	4
<ul><li>double</li></ul>	8	8	8
<ul> <li>long double</li> </ul>	8	10/12	10/16
• char *	4	4	8

<sup>-</sup> Or any other pointer

x86-64 Integer Registers

%rax	%eax	
%rbx	%ebx	
%rcx	%ecx	
%rdx	%edx	
%rsi	%esi	
%rdi	%edi	
%rsp	%esp	
%rbp	%ebp	

%r8	%r8d
%r9	%r9d
%r10	%r10d
%r11	%r11d
%r12	%r12d
%r13	%r13d
%r14	%r14d
%r15	%r15d

- Extend existing registers. Add 8 new ones.
- Make %ebp/%rbp general purpose

Carnegie Mellor

### **Instructions**

- New instructions:
  - movl → movq
  - addl → addq
  - sall → salq
  - etc.
- 32-bit instructions that generate 32-bit results
  - Set higher order bits of destination register to 0
  - Example: add1

45

47

Carnegie Mellon

### 64-bit code for swap

swap: void swap(int \*xp, int \*yp) movl (%rdi), %edx int t0 = \*xp;movl (%rsi), %eax int t1 = \*yp;**Body** %eax, (%rdi) movl \*xp = t1;%edx, (%rsi) \*yp = t0;movl > Finish ret

- Operands passed in registers (why useful?)
  - First (xp) in %rdi, second (yp) in %rsi
  - 64-bit pointers
- No stack operations required
- 32-bit data
  - Data held in registers %eax and %edx
  - mov1 operation

# 32-bit code for swap

```
swap:
                               pushl %ebp
void swap(int *xp, int *yp)
                                                         Set
                               movl
                                      %esp,%ebp
                                                          αU
                               pushl %ebx
  int t0 = *xp;
  int t1 = *yp;
                                      8(%ebp), %edx
                               movl
  *xp = t1;
                               movl
                                      12(%ebp), %ecx
  *yp = t0;
                                      (%edx), %ebx
                               movl
                                                          Body
                               movl
                                      (%ecx), %eax
                               movl
                                      %eax, (%edx)
                               movl
                                      %ebx, (%ecx)
                                      %ebx
                               popl
                               popl
                                      %ebp
                                                          Finish
                               ret
```

64-bit code for long int swap

```
swap_1:
                                                          Set
void swap(long *xp, long *yp)
                                                          αU
                                movq
                                         (%rdi), %rdx
 long t0 = *xp;
                                movq
                                         (%rsi), %rax
 long t1 = *yp;
                                                          Body
                                         %rax, (%rdi)
                                movq
  *xp = t1;
                                         %rdx, (%rsi)
  *yp = t0;
                                movq
                                                          Finish
                                ret
```

- 64-bit data
  - Data held in registers %rax and %rdx
  - movq operation
    - "q" stands for quad-word

Carnegie Mellon

Carnegie Mellon

# **Machine Programming I: Summary**

- History of Intel processors and architectures
  - Evolutionary design leads to many quirks and artifacts
- C, assembly, machine code
  - Compiler must transform statements, expressions, procedures into low-level instruction sequences
- Assembly Basics: Registers, operands, move
  - The x86 move instructions cover wide range of data movement forms
- Intro to x86-64
  - A major departure from the style of code seen in IA32