Map Report

Sun Dec 11 14:40:32 2016

```
Release 14.2 Map P.28xd (nt64)
Xilinx Mapping Report File for Design 'SW_top'
Design Information
Command Line : map -intstyle ise -p xc7z020-clg484-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o SW_top_map.ncd SW_top.ngd SW_top.pcf
Target Device : xc7z020
Target Package : clg484
Target Speed : -3
Mapper Version: 2ynq -- $Revision: 1.55 $
Mapped Date : Sun Dec 11 14:30:59 2016
Design Summary
Number of errors:
Number of warnings: 90
Slice Logic Utilization:
    Number of Slice Registers:
                                                                                855 out of 106,400
      Number used as Flip Flops:
Number used as Latches:
                                                                                855
       Number used as Latch-thrus:
Number used as AND/OR logics:
                                                                                   0
   Number of Slice LUTs:
Number used as logic:
                                                                          21,367 out of 53,200
20,848 out of 53,200
                                                                                                                   39%
          Number using 06 output only:
Number using 05 output only:
Number using 05 and 06:
                                                                           10,936
                                                                                220
          Number used as ROM:
       Number used as Memory:
                                                                                    0 out of 17,400
       Number used exclusively as route-thrus:
Number with same-slice register load:
                                                                                519
          Number with same-slice carry load:
                                                                                519
          Number with other load:
                                                                                   0
Slice Logic Distribution:
   Number of occupied Slices:
Number of LUT Flip Flop pairs used:
Number with an unused Flip Flop:
Number with an unused LUT:
                                                                             8,293 out of 13,300
                                                                                                                    62%
                                                                           21,517
                                                                          20,719 out of 21,517
150 out of 21,517
       Number of fully used LUT-FF pairs:
                                                                                648 out of 21,517
                                                                                                                     3%
       Number of unique control sets:
Number of slice register sites lost
   to control set restrictions:

97 out of 106,400 1%
A LUT Flip Flop pair for this architecture represents one LUT paired with
one Flip Flop within a slice. A control set is a unique combination of
clock, reset, set, and enable signals for a registered element.
    The Slice Logic Distribution report is not meaningful if the design is over-mapped for a non-slice resource or if Placement fails.

OVERMAPPING of BRAM resources should be ignored if the design is
    over-mapped for a non-BRAM resource or if placement fails.
IO Utilization:
    Number of bonded IOBs:
                                                                                 88 out of
                                                                                                                   44%
Specific Feature Utilization:
   Number of RAMB36E1/FIF036E1s:
Number of RAMB18E1/FIF018E1s:
                                                                                   0 out of
                                                                                                         280
                                                                                                                     0%
    Number of BUFG/BUFGCTRLs:
                                                                                   2 out of
                                                                                                                     6%
                                                                                                           32
       Number used as BUFGs:
Number used as BUFGCTRLs:
   Number of IDELAYE2/IDELAYE2_FINEDELAYS:
Number of ILOGICE2/ILOGICE3/ISERDESE2s:
                                                                                   0 out of
                                                                                                         200
                                                                                                                     Λŝ
                                                                                   0 out of
                                                                                                         200
                                                                                                                     0%
   Number of ODELAYE2/ODELAYE2 FINEDELAYS:
Number of OLOGICE2/OLOGICE3/OSERDESE2s:
                                                                                   0 out of
                                                                                                         200
                                                                                                                     0%
   Number of PHASER_IN/PHASER_IN_PHYS:
Number of PHASER_OUT/PHASER_OUT_PHYS:
Number of BSCANS:
                                                                                    0 out of
                                                                                                                     0%
                                                                                   0 out of
                                                                                                           16
                                                                                                                     0%
                                                                                   0 out of
   Number of BUFHCEs:
Number of BUFRs:
                                                                                   0 out of
                                                                                                                     0%
                                                                                   0 out of
                                                                                                                     0%
    Number of CAPTUREs:
                                                                                    0 out of
   Number of DNA_PORTs:
Number of DSP48E1s:
                                                                                   0 out of
                                                                                                                     0%
                                                                                   0 out of
                                                                                                                     0%
   Number of EFUSE_USRs:
Number of FRAME_ECCs:
                                                                                   0 out of
                                                                                                                     0%
                                                                                   0 out of
    Number of ICAPs:
                                                                                   0 out of
    Number of IDELAYCTRLs:
                                                                                   0 out of
                                                                                                                     0%
    Number of IN_FIFOs:
   Number of MMCME2_ADVs:
Number of OUT_FIFOs:
                                                                                   0 out of
                                                                                                                     0%
                                                                                   0 out of
                                                                                                                     0%
   Number of PHASER_REFs:
Number of PHY CONTROLs:
                                                                                   0 out of
                                                                                                                     0%
                                                                                   0 out of
                                                                                                                     0%
   Number of PLLE2_ADVs:
Number of PS7s:
                                                                                   0 out of
                                                                                                                     0%
                                                                                   0 out of
                                                                                                                     0%
    Number of STARTUPs:
Number of XADCs:
Average Fanout of Non-Clock Nets:
                                                                                   0 out of
Total REAL time to MAP completion: 2 mins 36 secs
Total CPU time to MAP completion: 2 mins 6 secs
Table of Contents
Section 1 - Errors
Section 1 - ELLOLO
Section 2 - Warnings
Section 3 - Informational
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
```

Page 2 of 8 Map Report

Section 9 - Area Group and Partition Summary

Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information

Section 13 - Utilization by Hierarchy

Section 1 - Errors

Section 2 - Warnings

WARNING:LIT:701 - PAD symbol "clk" has an undefined IOSTANDARD. WARNING:LIT:702 - PAD symbol "clk" is not constrained (LOC) to a specific

- WARNING: PhysDesignRules: 2452 The IOB VGA_R<0> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 - The IOB VGA R<3> is either not constrained (LOC)
- to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 - The IOB VGA R<1> is either not constrained (LOC)
- to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB VGA_R<2> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pir
- location and I/O Standard. WARNING:PhysDesignRules:2452 The IOB reset is either not constrained (LOC) a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- ${\tt WARNING:PhysDesignRules:2452 The IOB seq1<26> is either not constrained (LOC)}\\$ to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in
- bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq1<25> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: PhysDesignRules: 2452 The IOB seq1<28> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin
- location and I/O Standard.

 WARNING: PhysDesignRules: 2452 The IOB seq1<27> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 - The IOB seq1<29> is either not constrained (LOC)
- to a specific location and/or has an undefined I/O Standard (IOSTANDARD).

 This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB seq1<20> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pir location and I/O Standard. WARNING:PhysDesignRules:2452 - The IOB seq1<22> is either not constrained (LOC)
- to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pir location and I/O Standard. WARNING: PhysDesignRules: 2452 - The IOB seq1<21 $^{\circ}$ is either not constrained (LOC)
- to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 - The IOB seq1<24> is either not constrained (LOC)
- This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and $\ensuremath{\text{I/0}}$ Standard.
- WARNING: PhysDesignRules: 2452 The IOB seq1<23> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 - The IOB seq1<16> is either not constrained (LOC)
- to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 - The IOB seq1<15> is either not constrained (LOC)
- to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 - The IOB seq1<18> is either not constrained (LOC)
- to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in

Map Report Page 3 of 8

bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

- WARNING:PhysDesignRules:2452 The IOB seq1<17> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard
- bitstream Creation and I/O Standard.

 WARNING: PhysDesignRules: 2452 The IOB seq1<19> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: PhysDesignRules: 2452 The IOB seq1<10> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING: PhysDesignRules: 2452 The IOB seq1<12> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq1<12> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 The IOB seq1<11> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq1<11> is either not constrained (LOC to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: PhysDesignRules: 2452 The IOB seq1<14> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq1<13> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB index<0> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB index<1> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD).
- WARNING:PhysDesignRules:2452 The IOB index<1> is either not constrained (LOC to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: PhysDesignRules:2452 The IOB index<2> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING: PhysDesignRules: 2452 The IOB index<3> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB index<3> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB index<4> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB index<4> is either not constrained (LOC to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB index<5> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB index<6> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB index<6> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 The IOB index<7> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB index<7> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB VGA_B<0> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB VGA_B<0> is either not constrained (LOC to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB VGA B<3> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB VGA_B<1> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB VGA_B<2> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB VGA B<2> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 The IOB VGA G<0> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB VGA_G<0> is either not constrained (LOC to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in

Map Report Page 4 of 8

bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

- WARNING: PhysDesignRules: 2452 The IOB VGA_G<3> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING: PhysDesignRules: 2452 The IOB VGA_G<1> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB VGA_G<1> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: PhysDesignRules: 2452 The IOB VGA_G<2> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING: PhysDesignRules: 2452 The IOB seq1<4> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq1<4> is either not constrained (IOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 The IOB seq1<3> is either not constrained (IOC)
- WARNING:PhysDesignRules:2452 The IOB seq1<3> is either not constrained (LOC to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB seq1<2> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq1<1> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB seq1<0> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq1<9> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD).
- WARNING:PhysDesignRules:2452 The IOB seq1<9> is either not constrained (LOC to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: hysDesignRules: 2452 The IOB seq1<8> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq1<7> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD).

 This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq1<6> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq1<6> is either not constrained (LOC to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB VGA_HS is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB seq1<5> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 The IOB start_scoreboard is either not
- WARNING: PhysDesignRules: 2452 The IOB start_scoreboard is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: PhysDesignRules: 2452 The IOB VGA_VS is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: PhysDesignRules: 2452 The IOB seq2<26> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq2<25> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq2<28> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seg2<28> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seg2<27> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq2<27> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in

Map Report Page 5 of 8

- bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB seq2<29> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard
- bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING: PhysDesignRules: 2452 The IOB seq2<20> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: PhysDesignRules: 2452 The IOB seq2<22> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING: PhysDesignRules: 2452 The IOB seq2<21> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq2<21> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 The IOB seq2<24> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq2<24> is either not constrained (LOC to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: PhysDesignRules: 2452 The IOB seq2<23> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq2<16> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq2<15> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB indexing_done is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard
- WARNING:PhysDesignRules:2452 The IOB indexing_done is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: PhysDesignRules: 2452 The IOB seq2<18> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq2<17> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq2<19> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq2<19> is either not constrained (LOC to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB seq2<10> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq2<12> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq2<12> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq2<11> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq2<11> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq2<14> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq2<14> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB seq2<13> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD).

 This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB clk is either not constrained (LOC) to a
- WARNING: PhysDesignRules: 2452 The IOB clk is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: PhysDesignRules: 2452 The IOB button is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB seq2<4> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in

Page 6 of 8 Map Report

bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

WARNING:PhysDesignRules:2452 - The IOB seq2<3> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

WARNING:PhysDesignRules:2452 - The IOB seq2<2> is either not constrained (LOC)

to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

WARNING:PhysDesignRules:2452 - The IOB seq2<1> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

WARNING:PhysDesignRules:2452 - The IOB seq2<0> is either not constrained (LOC)

to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB SW done is either not constrained (LOC)

to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB seq2<9> is either not constrained (LOC)

to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin

location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB seq2<8> is either not constrained (LOC) NING:PhysDesignRules::4452 - The IDB seq2<8> is either not constrained (LC to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

WARNING:PhysDesignRules:2452 - The IOB seq2<7> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

WARNING: PhysDesignRules: 2452 - The IOB seq2<6> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD).

This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

WARNING:PhysDesignRules:2452 - The IOB seq2<5> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

Section 3 - Informational

INFO:LIT:244 - All of the single ended outputs in this design are using slew rate limited output drivers. The delay on speed critical single ended outputs can be dramatically reduced by designating them as fast outputs.

INFO: Pack: 1716 - Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)

INFO: Pack: 1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to

INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report (.mrp).

INFO:Pack:1650 - Map created a placed design. Section 4 - Removed Logic Summary

4 block(s) optimized away

Section 5 - Removed Logic

Optimized Block(s):

TYPE BLOCK GND M1/XST GND M1/XST_VCC XST GND GND XST VCC

To enable printing of redundant blocks removed and signals merged, set the detailed map report option and rerun map.

Section 6 - IOB Properties

IOB Name	Type	Direction IO Standard	Diff Term	Drive Strength	Slew Reg (s) h Rate	Resis
SW done	IOB	OUTPUT LVCMOS18		12	SLOW	
VGA B<0>	IOB	OUTPUT LVCMOS18	i	1 12	SLOW	i
VGA B<1>	IOB	OUTPUT LVCMOS18		1 12	SLOW	i
VGA B<2>	I IOB	OUTPUT LVCMOS18	i	1 12	SLOW	i
VGA B<3>	IOB	OUTPUT LVCMOS18	i	12	SLOW	i
VGA G<0>	IOB	OUTPUT LVCMOS18	i	1 12	SLOW	i
VGA G<1>	IOB	OUTPUT LVCMOS18	i	12	SLOW	ì
VGA G<2>	IOB	OUTPUT LVCMOS18	i	12	SLOW	i
VGA G<3>	IOB	OUTPUT LVCMOS18	i	12	SLOW	i
VGA HS	IOB	OUTPUT LVCMOS18		12	SLOW	
VGA R<0>	IOB	OUTPUT LVCMOS18	J	12	SLOW	1
VGA R<1>	IOB	OUTPUT LVCMOS18	J	12	SLOW	1
VGA R<2>	IOB	OUTPUT LVCMOS18		12	SLOW	1
VGA R<3>	IOB	OUTPUT LVCMOS18	J	12	SLOW	1
VGA VS	IOB	OUTPUT LVCMOS18	J	12	SLOW	1
button	IOB	INPUT LVCMOS18		1	I I	1
clk	IOB	INPUT LVCMOS18	ĺ	1		

Page 7 of 8 Map Report

Index-CO									
IndeexC2	index<0>	IOB	INPUT	LVCMOS18			1		1
Index-C2P	index<1>	I TOB		L LVCMOS18	1	1	1	I .	
Indexect					i	i	i	i	i i
Index<60					!	!	1	!	1
IndexeCD									
Indexeco			INPUT	LVCMOS18	I			1	1
IndexCo	index<5>	IOB	INPUT	LVCMOS18			1		1
Indextory 108					i	i	i	i .	i
Index 100					i	i	i	i	i i
Treet					!		1	!	1
seq1(10)					ļ.				1
seq1412			INPUT		I			1	
Seq1422 108	seq1<0>	IOB	INPUT	LVCMOS18	I		1		1
Seq1422 108	sea1<1>	IOB	INPUT	LVCMOS18	I		1	I	1
seq1439					i	i	i	i .	i
seq1(45)					i i		1		-
Seq1-(5)					!	!	!	!	!
seq1460									
seq1<7> 108	seq1<5>	IOB	INPUT	LVCMOS18	I			1	1
seq1475 108	seq1<6>	IOB	INPUT	LVCMOS18			1	1	1
seq148b IOB	sea1<7>	I TOB	I TNPUT	L LVCMOS18	1	1	1	I .	1
seq1<10> TOB					i	i	i	i	i i
seq1<10> 108							1		1
seq1<11> seq1<12> 10B					I		1	I	I.
Seq1412>						1	1		
seq1<13> seq1<13> 108	seq1<11>	IOB	INPUT	LVCMOS18		1	1		
seq1<13> seq1<13> 108						1	1		İ
Seq1.415 108					i	i	i	i	i
seq2(16> 108					1	1	1		i
seq14(16)						1	1		1
seq!<18> 108					I	1	1	1	1
seq1<18>						1	1		
seq1<18>	seq1<17>	IOB	INPUT	LVCMOS18		1	1		
seq1.419>		I TOB		L LVCMOS18	I	1	1	I .	1
Seq1						i	i		1
seq1<21> 108					!		1	!	1
seq1<22> IOB					ļ.				1
Seq1-C23+ IOB									
Seq1.245				LVCMOS18	I				1
seq1<25>	seq1<23>	IOB	INPUT	LVCMOS18	I		1	1	
seq1<25>	seg1<24>	IOB	INPUT	LVCMOS18		1	1	1	1
seq1426					i	i	i	i	i
seq1<27>						i	i		1
seq1<28					!	!	!	!	!
seq2<10> 108					I				I
Seq2<1> IOB					I				1
Seq2<1>	seq1<29>	IOB	INPUT	LVCMOS18	I		1		1
Seq2<12	seg2<0>	IOB	INPUT	LVCMOS18			1	1	1
Seq2<2>	seg2<1>	LTOB		I LVCMOS18	i	i	i	i	i
Seq2 				i	i	i	i	i i	
seq2<4> IOB					!		1	!	1
seq2<5>					I				1
seq2<6>			INPUT		I			1	
seq2<1>	seq2<5>	IOB	INPUT	LVCMOS18	I		1		1
seq2<1>	seg2<6>	IOB	INPUT	LVCMOS18			1	1	1
seq2<8>					i	1	1		1
seq2<10>					i	i	i	i	i
seq2<10>					1		1	1	1
seq2<11>					!	1	1	1	1
seq2<12>						T	1	1	1
seq2<13>						1	1		
seq2<13>	seq2<12>	IOB	INPUT	LVCMOS18		1	1		
seq2<14>					i	1	1		İ
seq2<15>					i	i	i	i	i
seq2<16>					1		1	1	1
seq2<17>					!	1	1	1	1
seq2<18>						1	1	1	1
seq2<19>						1	1		
seq2<19>	seq2<18>	IOB	INPUT	LVCMOS18		1	1		
Seq2<20>	seg2<19>	IOB		LVCMOS18		1	1		İ
seq2<21>					i	i	i	i	i
seq2<22>					1	1	1		i
seq2<23>					!	1	1	1	1
seq2<24>						T	1		
seq2<25>		IOB	INPUT	LVCMOS18		1	1		
seq2<25>	seq2<24>	IOB	INPUT	LVCMOS18		1	1		
seq2<26>					I	1	1		İ
seq2<27>					i	i	i	i	i
seq2<28>					1	1	1		i
seq2<29> IOB INPUT LVCMOS18						1	1		1
					I	1	1	1	1
start_scoreboard						1	1		
+	start_scoreboard	IOB	INPUT	LVCMOS18		1	1		
	+								

Section 7 - RPMs

Section 8 - Guide Report

Guide not run on this design. Section 9 - Area Group and Partition Summary

Partition Implementation Status

No Partitions were found in this design.

Area Group Information

No area groups were found in this design.

Section 10 - Timing Report

A logic-level (pre-route) timing report can be generated by using Xilinx static timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the mapped NCD and PCF files. Please note that this timing report will be generated using estimated delay information. For accurate numbers, please generate a timing report with the post Place and Route NCD file. For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference Manual; for more information about TRCE, consult the Xilinx Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details

Use the "-detail" map option to print out Configuration Strings

Map Report Page 8 of 8

Section 12 - Control Set Information

Use the "-detail" map option to print out Control Set Information.
Section 13 - Utilization by Hierarchy

Use the "-detail" map option to print out the Utilization by Hierarchy section.