Map Report

Sun Dec 11 14:52:56 2016

```
Release 14.2 Map P.28xd (nt64)
Xilinx Mapping Report File for Design 'vga_module'
Design Information
Command Line : map -intstyle ise -p xc7z020-clg484-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o vga_module_map.ncd vga_module.ngd vga_module.pcf
Target Device : xc7z020
Target Device : xc7z020
Target Package : clg484
Target Speed : -3
Mapper Version: 2ynq -- $Revision: 1.55 $
Mapped Date : Sun Dec 11 14:43:51 2016
Design Summary
Number of errors:
Number of warnings: 115
Slice Logic Utilization:
    Number of Slice Registers:
                                                                               32 out of 106,400
      Number used as Flip Flops:
Number used as Latches:
      Number used as Latch-thrus:
Number used as AND/OR logics:
                                                                                0
   Number of Slice LUTs:
Number used as logic:
                                                                             815 out of 53,200
                                                                             813 out of 53,200
                                                                                                                 1%
          Number using O6 output only:
Number using O5 output only:
Number using O5 and O6:
                                                                               20
          Number used as ROM:
       Number used as Memory:
                                                                                0 out of 17,400
       Number used exclusively as route-thrus:
Number with same-slice register load:
          Number with same-slice carry load:
          Number with other load:
                                                                                0
Slice Logic Distribution:
   Number of occupied Slices:
Number of LUT Flip Flop pairs used:
Number with an unused Flip Flop:
Number with an unused LUT:
                                                                             355 out of 13,300
                                                                                                                 2%
                                                                             784 out of
                                                                                                     816
                                                                                                               968
                                                                               1 out of
                                                                                                      816
       Number of fully used LUT-FF pairs:
                                                                              31 out of
                                                                                                                 3%
       Number of unique control sets:
Number of slice register sites lost
   to control set restrictions: 32 out of 106,400 1% A LUT Flip Flop pair for this architecture represents one LUT paired with
    one Flip Flop within a slice. A control set is a unique combination of clock, reset, set, and enable signals for a registered element.
    The Slice Logic Distribution report is not meaningful if the design is over-mapped for a non-slice resource or if Placement fails.

OVERMAPPING of BRAM resources should be ignored if the design is
    over-mapped for a non-BRAM resource or if placement fails.
IO Utilization:
    Number of bonded IOBs:
                                                                            113 out of
                                                                                                               56%
Specific Feature Utilization:
   Number of RAMB36E1/FIF036E1s:
Number of RAMB18E1/FIF018E1s:
                                                                                0 out of
                                                                                                      280
                                                                                                                 0%
    Number of BUFG/BUFGCTRLs:
                                                                                2 out of
                                                                                                                 6%
                                                                                                       32
      Number used as BUFGs:
Number used as BUFGCTRLs:
   Number of IDELAYE2/IDELAYE2_FINEDELAYS:
Number of ILOGICE2/ILOGICE3/ISERDESE2s:
                                                                                0 out of
                                                                                                      200
                                                                                                                 Λŝ
                                                                                0 out of
                                                                                                      200
                                                                                                                 0%
   Number of ODELAYE2/ODELAYE2 FINEDELAYS:
Number of OLOGICE2/OLOGICE3/OSERDESE2s:
                                                                                0 out of
                                                                                                      200
                                                                                                                 0%
   Number of PHASER_IN/PHASER_IN_PHYs:
Number of PHASER_OUT/PHASER_OUT_PHYs:
Number of BSCANs:
                                                                                 0 out of
                                                                                                                 0%
                                                                                0 out of
                                                                                                       16
                                                                                                                 0%
                                                                                0 out of
   Number of BUFHCEs:
Number of BUFRs:
                                                                                0 out of
                                                                                                                 0%
                                                                                0 out of
                                                                                                                 0%
    Number of CAPTUREs:
                                                                                 0 out of
   Number of DNA_PORTs:
Number of DSP48E1s:
                                                                                0 out of
                                                                                                                 0%
                                                                                0 out of
                                                                                                                 0%
   Number of EFUSE_USRs:
Number of FRAME_ECCs:
                                                                                0 out of
                                                                                                                 0%
                                                                                0 out of
    Number of ICAPs:
                                                                                0 out of
    Number of IDELAYCTRLs:
                                                                                0 out of
                                                                                                                 0%
    Number of IN_FIFOs:
   Number of MMCME2_ADVs:
Number of OUT_FIFOs:
                                                                                0 out of
                                                                                                                 0%
                                                                                0 out of
                                                                                                                 0%
   Number of PHASER_REFs:
Number of PHY CONTROLs:
                                                                                0 out of
                                                                                                                 0%
                                                                                0 out of
                                                                                                                 0%
   Number of PLLE2_ADVs:
Number of PS7s:
                                                                                0 out of
                                                                                                                 0%
                                                                                0 out of
                                                                                                                 0%
    Number of STARTUPs:
Number of XADCs:
Average Fanout of Non-Clock Nets:
                                                                                0 out of
Total REAL time to MAP completion: 31 secs
Total CPU time to MAP completion: 29 secs
Table of Contents
Section 1 - Errors
Section 1 - ELLOLO
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 4 - Removed Logic
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
```

- Section 9 Area Group and Partition Summary
- Section 10 Timing Report
 Section 11 Configuration String Information
 Section 12 Control Set Information
- Section 13 Utilization by Hierarchy
- Section 1 Errors
- Section 2 Warnings
- WARNING:LIT:701 PAD symbol "CLOCK_100" has an undefined IOSTANDARD.
 WARNING:LIT:702 PAD symbol "CLOCK_100" is not constrained (LOC) to a specific
- WARNING: PhysDesignRules: 2452 The IOB VGA_R<0> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin
- location and I/O Standard.
 WARNING:PhysDesignRules:2452 The IOB VGA R<3> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 - The IOB VGA R<1> is either not constrained (LOC)
- to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB VGA_R<2> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin
- location and I/O Standard. WARNING:PhysDesignRules:2452 The IOB seq1<40> is either not constrained (LOC) NING:PhysDesignkules::452 - The 10s seq1.402 is either not constrained (in a specific location and/or has an undefined I/O Standard (IOSTANDARD).

 This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: PhysDesignRules: 2452 The IOB seq1<42> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 - The IOB seql<41> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD).
- This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB seq1<44> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin
- location and I/O Standard.

 WARNING: PhysDesignRules: 2452 The IOB seq1<43> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 - The IOB seq1<36> is either not constrained (LOC)
- to a specific location and/or has an undefined I/O Standard (IOSTANDARD).

 This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB seq1<35> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard. WARNING:PhysDesignRules:2452 - The IOB seq1<38> is either not constrained (LOC)
- to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pir location and I/O Standard. WARNING: PhysDesignRules: 2452 - The IOB seq1<37> is either not constrained (LOC)
- to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 - The IOB seq1<39> is either not constrained (LOC)
- This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and $\ensuremath{\text{I/0}}$ Standard.
- WARNING: PhysDesignRules: 2452 The IOB seq1<30> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 - The IOB seq1<32> is either not constrained (LOC)
- to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 - The IOB seq1<31> is either not constrained (LOC)
- to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin
- location and I/O Standard.
 WARNING:PhysDesignRules:2452 The IOB seq1<34> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in

Map Report Page 3 of 9

bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

- WARNING:PhysDesignRules:2452 The IOB seq1<33> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 The IOB seq1<26> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq1<26> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: PhysDesignRules: 2452 The IOB seq1<25> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING: PhysDesignRules: 2452 The IOB seq1<28> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq1<28> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 The IOB seq1<27> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq1<27> is either not constrained (LOC to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: PhysDesignRules: 2452 The IOB seq1<29> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq1<20> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB seq1<22> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq1<21> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD).
- WARNING:PhysDesignRules:2452 The IOB seq1<21> is either not constrained (LOC to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: PhysDesignRules:2452 The IOB seq1<24> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq1<23> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq1<16> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq1<16> is either not constrained (LOC to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB seq1<15> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq1<18> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seg1<18> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 The IOB seg1<17> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq1<17> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq1<19> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq1<19> is either not constrained (LOC to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB seq1<10> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD).

 This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin
- location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq1<12> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq1<11> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq1<11> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 The IOB seq1<14> is either not constrained (LOC)
- WARNING: PhysDesignRules: 2452 The IOB seql<14> is either not constrained (LOC to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in

Map Report Page 4 of 9

bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

- WARNING:PhysDesignRules:2452 The IOB seq1<13> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 The IOB CLOCK_100 is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB CLOCK_100 is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB index10<0> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 The IOB index10<3> is either not constrained
- WARNING:PhysDesignRules:2452 The IOB index10<3> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 The IOB index10<1> is either not constrained
- WARNING:PhysDesignRules:2452 The IOB index10<1> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB index10<2> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB VGA_B<0> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD).

 This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB VGA_B<3> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB VGA_B<3> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB VGA_B<1> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD).
- WARNING:PhysDesignRules:2452 The IOB VGA_B<1> is either not constrained (LOC to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: PhysbesignRules:2452 The IOB VGA B<2> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING: PhysDesignRules:2452 The IOB VGA G<0> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB VGA G<O> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB VGA G<3> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB VGA_G<3> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB VGA_G<1> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB VGA_G<2> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB VGA_G<2> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB index1<1> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB index1<1> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB index1<2> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB index1<2> is either not constrained (LOC to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- location and 1/O Standard.

 WARNING:PhysDesignRules:2452 The IOB index1<3> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD).

 This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin
- location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB index1<0> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq1<4> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq1<4> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 The IOB seq1<3> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq1<3> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in

Map Report Page 5 of 9

bitstream creation. It should be corrected by properly specifying the pin location and $\ensuremath{\text{I/O}}$ Standard.

- WARNING: PhysDesignRules: 2452 The IOB seq1<2> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard
- bitstream creation and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq1<1> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB seq1<0> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 The IOB seq1<9> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq1<9> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 The IOB seq1<8> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq1<8> is either not constrained (LOC to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB seq1<7> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq1<6> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB VGA_HS is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB seq1<5> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB VGA_VS is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: PhysDesignRules: 2452 The IOB seq2<40> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING: PhysDesignRules: 2452 The IOB seq2<42> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq2<42> is either not constrained (LOC to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB seq2<41> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq2<44> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seg2<44> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 The IOB seg2<43> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq2<43> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq2<36> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq2<36> is either not constrained (LOC to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB seq2<35> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 The IOB seq2<38> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq2<38> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq2<37> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seg2<37> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 The IOB seg2<39> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq2<39> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in

Map Report Page 6 of 9

bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

- WARNING:PhysDesignRules:2452 The IOB seq2<30> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard
- bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING: PhysDesignRules: 2452 The IOB seq2<32> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: PhysDesignRules: 2452 The IOB seq2<31> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING: PhysDesignRules: 2452 The IOB seq2<34> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq2<34> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 The IOB seq2<33> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq2<33> is either not constrained (LOC to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: PhysDesignRules: 2452 The IOB seq2<26> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING: PhysDesignRules: 2452 The IOB seq2<25> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq2<25> is either not constrained (LOC to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB seq2<28> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq2<27> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD).
- WARNING:PhysDesignRules:2452 The IOB seq2<27> is either not constrained (LOC to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: PhysDesignRules:2452 The IOB seq2<29> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq2<20> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq2<22> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq2<22> is either not constrained (LOC to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB seq2<21> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq2<24> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq2<24> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq2<23> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq2<23> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq2<16> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq2<16> is either not constrained (LOC to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB seq2<15> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD).

 This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin
- location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq2<18> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq2<17> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq2<17> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
 WARNING:PhysDesignRules:2452 The IOB seq2<19> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq2<19> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in

- bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB seq2<10> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq2<12> is either not constrained (LOC)
- WARNING: PhysDesignRules: 2452 The IOB seq2<12> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: PhysDesignRules: 2452 The IOB seq2<11> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING: PhysDesignRules: 2452 The IOB seq2<14> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq2<14> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq2<13> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq2<13> is either not constrained (LOC to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB seq2<4> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB seq2<3> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING: PhysDesignRules: 2452 The IOB seq2<2> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING: PhysDesignRules: 2452 The IOB seq2<1> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD).
- WARNING:PhysDesignRules:2452 The IOB seq2<1> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB seq2<0> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq2<9> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq2<8> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq2<8> is either not constrained (IOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
- WARNING:PhysDesignRules:2452 The IOB seq2<7> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq2<6> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq2<6> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

 WARNING:PhysDesignRules:2452 The IOB seq2<5> is either not constrained (LOC)
- WARNING:PhysDesignRules:2452 The IOB seq2<5> is either not constrained (LOC) to a specific location and/or has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.

Section 3 - Informational

INFO:LIT:244 - All of the single ended outputs in this design are using slew rate limited output drivers. The delay on speed critical single ended outputs can be dramatically reduced by designating them as fast outputs.

- INFO:Pack:1716 Initializing temperature to 85.000 Celsius. (default Range: 0.000 to 85.000 Celsius)
- INFO:Map:215 The Interim Design Summary has been generated in the MAP Report (.mrp).

INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary

2 block(s) optimized away

Section 5 - Removed Logic

Optimized Block(s):

TYPE BLOCK
GND XST_GND
VCC XST_VCC

To enable printing of redundant blocks removed and signals merged, set the detailed map report option and rerun map.

Map Report Page 8 of 9

Section 6 - IOB Properties

IOB Name	Type 	Direction	IO Standard 		Drive Strength		Reg (s) 	Resi
CLOCK 100	IOB	INPUT	LVCMOS18		 	 I	 I	
/GA_B<0>	IOB		LVCMOS18	i	12	SLOW	i	i
/GA_B<1>	IOB		LVCMOS18			SLOW	1	1
/GA_B<2>	IOB		LVCMOS18			SLOW	1	1
'GA_B<3>	IOB		LVCMOS18			SLOW	1	!
/GA_G<0> /GA_G<1>	IOB IOB		LVCMOS18 LVCMOS18			SLOW	1	
7GA G<2>	IOB		LVCMOS18			SLOW		
7GA G<3>	IOB		LVCMOS18			SLOW	i	i
GA_HS	IOB		LVCMOS18			SLOW	I	1
/GA_R<0>	IOB		LVCMOS18			SLOW	!	!
/GA_R<1> /GA_R<2>	IOB IOB		LVCMOS18			SLOW		
/GA_R<2> /GA_R<3>	IOB		LVCMOS18 LVCMOS18			SLOW	1	
/GA VS	IOB		LVCMOS18		1 12	SLOW	i	i
index10<0>	IOB		LVCMOS18	i	İ	İ	i	i
ndex10<1>	IOB		LVCMOS18	1	I		1	1
.ndex10<2>	IOB		LVCMOS18		1		1	- !
ndex10<3>	IOB		LVCMOS18					
ndex1<0> ndex1<1>	IOB IOB		LVCMOS18 LVCMOS18	I I			1	
.ndex1<1>	IOB		LVCMOS18	i i	1	1	1	
index1<3>	IOB		LVCMOS18	i	i	İ	i	
seq1<0>	IOB		LVCMOS18	i	i	İ	i	i
seq1<1>	IOB	INPUT	LVCMOS18	I	I		I	
seq1<2>	IOB		LVCMOS18	1	Į.	1	[1
seq1<3>	IOB		LVCMOS18	ļ.	I	1	1	
seq1<4> seq1<5>	IOB IOB		LVCMOS18	1	I I	1	1	1
seq1<6>	IOB		LVCMOS18 LVCMOS18	I I	1	1	1	
eq1<7>	IOB		LVCMOS18	i		i I		İ
eq1<8>	IOB		LVCMOS18	i	i	İ	i	
seq1<9>	IOB		LVCMOS18	j	i	İ	i	i
seq1<10>	IOB	INPUT	LVCMOS18	I	I		I	
seq1<11>	IOB		LVCMOS18		I		I	
seq1<12>	IOB		LVCMOS18	ļ.	!		!	
eq1<13>	IOB		LVCMOS18		1			
eq1<14> eq1<15>	IOB IOB		LVCMOS18 LVCMOS18	l I	1	1		
seq1<16>	IOB		LVCMOS18				1	
eq1<17>	IOB		LVCMOS18	i	i	İ	i	
eq1<18>	IOB		LVCMOS18	j	İ	İ	İ	i
eq1<19>	IOB	INPUT	LVCMOS18		I		1	
seq1<20>	IOB		LVCMOS18		I		I	
seq1<21>	IOB		LVCMOS18	l .	!	!	!	
seq1<22> seq1<23>	IOB		LVCMOS18					
seq1<23>	IOB IOB		LVCMOS18 LVCMOS18	I I	1	1	1	
seq1<25>	IOB		LVCMOS18	i				
eq1<26>	IOB		LVCMOS18	i	i	i	i	i
seq1<27>	IOB		LVCMOS18	i	İ	İ	İ	i
seq1<28>	IOB		LVCMOS18		I			
seq1<29>	IOB		LVCMOS18	l i	!			
eq1<30> eq1<31>	IOB		LVCMOS18	ļ				l i
eq1<32>	IOB IOB		LVCMOS18 LVCMOS18	l I	1	1	1	l I
eq1<33>	IOB		LVCMOS18	i				
eq1<34>	IOB		LVCMOS18	i	i	i	i	i
eq1<35>	IOB	INPUT	LVCMOS18		I		1	
eq1<36>	IOB		LVCMOS18	Į.	!	1	!	1
eq1<37>	IOB		LVCMOS18	1	I	1	1	1
eq1<38> eq1<39>	IOB IOB		LVCMOS18 LVCMOS18	1	I I	1	1	- [
eq1<39>	IOB		LVCMOS18	i I	i I	1	i I	i I
eq1<41>	IOB		LVCMOS18	i	i	i	i	i
eq1<42>	IOB		LVCMOS18	İ	I		L	i
eq1<43>	IOB	INPUT	LVCMOS18	1	I		1	1
eq1<44>	IOB		LVCMOS18	ļ.	!	1	!	1
eq2<0>	IOB		LVCMOS18	1	I	1	1	- !
eq2<1> eq2<2>	IOB IOB		LVCMOS18 LVCMOS18	I I	I I	I I	I.	1
eq2<2> eq2<3>	IOB		LVCMOS18	i i	i I	i I	i I	1
=q2<3> =q2<4>	IOB		LVCMOS18	i	i	Ì	i	i
eq2<5>	IOB		LVCMOS18	i	I	1	I	i
eq2<6>	IOB	INPUT	LVCMOS18	I	I	1	I	
eq2<7>	IOB		LVCMOS18	Į.	!	1	!	1
eq2<8>	IOB		LVCMOS18	1	I	1	1	
eq2<9>	IOB IOB		LVCMOS18	1	I I	1		1
eq2<10> eq2<11>	IOB		LVCMOS18 LVCMOS18	I I	I I	1	1	1
eq2<11> eq2<12>	IOB		LVCMOS18	ĺ	i	İ	İ	i
eq2<13>	IOB		LVCMOS18	i	İ	İ	i	i
eq2<14>	IOB		LVCMOS18	İ	I		L	i
eq2<15>	IOB	INPUT	LVCMOS18	I	I	1	I	
eq2<16>	IOB		LVCMOS18	1	I		I	
eq2<17>	IOB		LVCMOS18	ļ	Į.	[Į.	!
eq2<18>	IOB		LVCMOS18	1	I	1	1	- [
eq2<19>	IOB		LVCMOS18	I I	I I	1		1
eq2<20> eq2<21>	IOB IOB		LVCMOS18 LVCMOS18	I I	I I	1	1	1
eq2<21> eq2<22>	IOB		LVCMOS18	i	i	İ	1	
eq2<23>	IOB		LVCMOS18	í	i	i	i	i

Page 9 of 9 Map Report

seq2<25>	IOB	INPUT LVCMC	S18	1	1	1	1
seq2<26>	IOB	INPUT LVCMC	S18	1	1		1
seq2<27>	IOB	INPUT LVCMC	S18	1	1		1
seq2<28>	IOB	INPUT LVCMC	S18	1	1		1
seq2<29>	IOB	INPUT LVCMC	S18	1	1		1
seq2<30>	IOB	INPUT LVCMC	S18	1	1		1
seq2<31>	IOB	INPUT LVCMC	S18	1	1		1
seq2<32>	IOB	INPUT LVCMC	S18	1	1		1
seq2<33>	IOB	INPUT LVCMC	S18	1	1	1	I
seq2<34>	IOB	INPUT LVCMC	S18	1	1	1	I
seq2<35>	IOB	INPUT LVCMC	S18	1	1	1	I
seq2<36>	IOB	INPUT LVCMC	S18	1	1		I
seq2<37>	IOB	INPUT LVCMC	S18	1	1	1	I
seq2<38>	IOB	INPUT LVCMC	S18	1	1	1	I
seq2<39>	IOB	INPUT LVCMC	S18	1	1		I
seq2<40>	IOB	INPUT LVCMC	S18	1	1		I
seq2<41>	IOB	INPUT LVCMC	S18		1		I
seq2<42>	IOB	INPUT LVCMC	S18		1		I
seq2<43>	IOB	INPUT LVCMC	S18	1	1		I
seq2<44>	IOB	INPUT LVCMC	S18	I	I		I
The state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the s							

Section 7 - RPMs

Section 8 - Guide Report

Section 9 - Area Group and Partition Summary

Partition Implementation Status

No Partitions were found in this design.

Area Group Information

No area groups were found in this design.

Section 10 - Timing Report

A logic-level (pre-route) timing report can be generated by using Xilinx static timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the mapped NCD and PCF files. Please note that this timing report will be generated using estimated delay information. For accurate numbers, please generate a timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing

Analyzer Reference Manual; for more information about TRCE, consult the Xilinx Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details

Use the "-detail" map option to print out Configuration Strings Section 12 - Control Set Information

Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy

Use the "-detail" map option to print out the Utilization by Hierarchy section.