Map Report Page 1 of 2

Map Report

Sun Dec 11 14:11:22 2016

```
Release 14.2 Map P.28xd (nt64)
Xilinx Mapping Report File for Design 'DNA_Sequence_Mapping_top'
Design Information
Command Line : map -intstyle ise -p xc7z020-clg484-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o DNA_Sequence_Mapping_top_map.ncd DNA_Sequence_Mapping_top.pcf
DNA_Sequence_Mapping_top.pcf
DNA_Sequence mapping_top.pcf
Target Device : xc7z020
Target Package : clg484
Target Speed : -3
Mapper Version : zyng -- $Revision: 1.55 $
Mapped Date : Wed Dec 07 20:04:11 2016
Design Summary
Number of errors:
                                     Ω
Number of warnings:
Number of Slice Registers:
Number used as Flip Flops:
                                                                             700 out of 106,400
                                                                                                                 1%
      Number used as Latches:
Number used as Latch-thrus:
                                                                                0
      Number used as AND/OR logics:
   Number of Slice LUTs:
                                                                        14,244 out of 53,200
      Number used as logic:
                                                                         13,838 out of 53,200
         Number using O6 output only:
Number using O5 output only:
                                                                          6,234
         Number using O5 and O6:
Number used as ROM:
                                                                          7,456
      Number used as Memory:
Number used as Dual Port RAM:
                                                                              16 out of 17,400
                                                                                                                 1 %
            Number using O6 output only:
Number using O5 output only:
Number using O5 and O6:
         Number used as Single Port RAM:
Number used as Shift Register:
      Number used exclusively as route-thrus:
                                                                             390
         Number with same-slice register load: Number with same-slice carry load:
                                                                             386
          Number with other load:
Slice Logic Distribution:
   Number of occupied Slices:
Number of LUT Flip Flop pairs used:
Number with an unused Flip Flop:
Number with an unused LUT:
                                                                          3,868 out of 13,300
                                                                         14,281
                                                                        13,653 out of 14,281
37 out of 14,281
                                                                                                                95%
      Number of fully used LUT-FF pairs:
                                                                             591 out of 14,281
                                                                                                                  4%
      Number of unique control sets:
Number of slice register sites lost
                                                                              29
                                                                           132 out of 106,400
         to control set restrictions:
   A LUT Flip Flop pair for this architecture represents one LUT paired with one Flip Flop within a slice. A control set is a unique combination of clock, reset, set, and enable signals for a registered element. The Slice Logic Distribution report is not meaningful if the design is over-mapped for a non-slice resource or if Placement fails.

OVERMAPPING of BRAM resources should be ignored if the design is
   over-mapped for a non-BRAM resource or if placement fails.
IO Utilization:
   Number of bonded IOBs:
                                                                               17 out of
                                                                                                      200
                                                                                                                  88
      Number of LOCed IOBs:
                                                                               17 out of
                                                                                                       17 100%
Specific Feature Utilization:
   Number of RAMB36E1/FIF036E1s:
Number of RAMB18E1/FIF018E1s:
                                                                                0 out of
                                                                                                      140
                                                                                                                  0%
                                                                                0 out of
   Number of BUFG/BUFGCTRLs:
Number used as BUFGs:
                                                                                2 out of
                                                                                                       32
                                                                                                                  6%
   Number used as BUFGCTRLs:
Number of IDELAYE2/IDELAYE2 FINEDELAYs:
                                                                                0 out of
   Number of ILOGICE2/ILOGICE3/ISERDESE2s:
                                                                                 0 out of
   Number of ODELAYE2/ODELAYE2_FINEDELAYs: Number of OLOGICE2/OLOGICE3/OSERDESE2s:
   Number of PHASER_IN/PHASER_IN_PHYs:
Number of PHASER_OUT/PHASER_OUT_PHYs:
                                                                                 0 out of
                                                                                 0 out of
                                                                                                       16
   Number of BSCANs:
Number of BUFHCEs:
                                                                                                                  0%
                                                                                                        72
                                                                                 0 out of
                                                                                                                  0%
   Number of BUFRs:
   Number of CAPTUREs:
Number of DNA_PORTs:
                                                                                0 out of
                                                                                                                  0%
                                                                                                                  0%
                                                                                 0 out of
   Number of DSP48E1s:
Number of EFUSE USRs:
                                                                                0 out of
                                                                                                      220
                                                                                                                  0%
                                                                                0 out of
                                                                                                                  0%
   Number of FRAME_ECCs:
Number of ICAPs:
                                                                                0 out of
                                                                                                                  0%
                                                                                0 out of
                                                                                                                  0%
   Number of IDELAYCTRLs:
   Number of IN FIFOs:
                                                                                0 out of
                                                                                                                  0%
                                                                                 0 out of
   Number of MMCME2_ADVs:
   Number of OUT_FIFOs:
Number of PHASER REFs:
                                                                                0 out of
                                                                                0 out of
                                                                                                                  0%
   Number of PHY_CONTROLs:
   Number of PLLE2_ADVs:
                                                                                0 out of
                                                                                                                  0%
   Number of PS7s:
                                                                                 0 out of
   Number of STARTUPs:
Number of XADCs:
                                                                                 0 out of
                                                                                                                  0%
                                                                                 0 out of
Average Fanout of Non-Clock Nets:
Total REAL time to MAP completion: 2 mins 8 secs
Total CPU time to MAP completion: 1 mins 49 secs
```

Page 2 of 2 Map Report

```
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
 INFO: LIT: 244 - All of the single ended outputs in this design are using slew rate limited output drivers. The delay on speed critical single ended outputs 
can be dramatically reduced by designating them as fast outputs. INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
     (.mrp).
INFO:Pack:1650 - Map created a placed design.
Section 4 - Removed Logic Summary
3 block(s) optimized away
Section 5 - Removed Logic
Optimized Block(s):
TYPE
                        BLOCK
GND
                        SW/XST GND
                        SW/XST_VCC
                       XST GND
GND
To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map. Section 6 - IOB Properties
```

| Direction | IO Standard | Type | Strength | Rate | | Term | LVCMOS33 VGA\_B<0> VGA\_B<1> IOB33 I OUTPUT STOW IOB33 OUTPUT | LVCMOS33 12 SLOW VGA\_B<2> IOB33 OUTPUT | LVCMOS33 STOW VGA B<3> OUTPUT | LVCMOS33 IOB33 SLOW VGA\_G<0> IOB33 OUTPUT | LVCMOS33 SLOW VGA G<1> IOB33 OUTPUT | LVCMOS33 12 SLOW VGA\_G<2> OUTPUT VGA\_G<3> VGA\_HS LVCMOS33 TOR33 OUTPUT 12 STOW OUTPUT | LVCMOS33 12 IOB33 SLOW VGA\_R<0> VGA\_R<1> IOB33 OUTPUT LVCMOS33 12 12 SLOW IOB33 OUTPUT LVCMOS33 SLOW VGA\_R<2> IOB33 OUTPUT LVCMOS33 SLOW VGA R<3> IOB33 OUTPUT I LVCMOS33 12 SLOW VGA VS OUTPUT hutton TOR33 TNPIIT L TAYOMOS33 IOB33 INPUT LVCMOS33 clk LVCMOS33

Section 7 - RPMs Section 8 - Guide Report

Guide not run on this design.

Section 9 - Area Group and Partition Summary

Partition Implementation Status

No Partitions were found in this design.

Area Group Information

No area groups were found in this design.

Section 10 - Timing Report

A logic-level (pre-route) timing report can be generated by using Xilinx static timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the mapped NCD and PCF files. Please note that this timing report will be generated using estimated delay information. For accurate numbers, please generate a timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference Manual; for more information about TRCE, consult the Xilinx Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details

Use the "-detail" map option to print out Configuration Strings Section 12 - Control Set Information

Use the "-detail" map option to print out Control Set Information. Section 13 - Utilization by Hierarchy

Use the "-detail" map option to print out the Utilization by Hierarchy section.