Instruction Set Architecture for CS3220 (Spring 2017) - Hyesoon Kim

Instructions：

EXT: [Rd = (Rs OP2 Rt) ? 1 : 0]

```
EQ       : {opcode, Rd, Rs, Rt}    [  OP= "000000 0000_1000"   Rd   Rs   Rt   ]
LT       : {opcode, Rd, Rs, Rt}    [  OP= "000000 0000_1001"   Rd   Rs   Rt   ]
LE       : {opcode, Rd, Rs, Rt}    [  OP= "000000 0000_1010"   Rd   Rs   Rt   ]
NE       : {opcode, Rd, Rs, Rt}    [  OP= "000000 0000_1011"   Rd   Rs   Rt   ]
```

EXT: [Rd = Rs OP2 rt]

```
ADD      : {opcode, Rd, Rs, Rt}    [  OP= "000000 0010_0000"   Rd   Rs   Rt   ]
AND      : {opcode, Rd, Rs, Rt}    [  OP= "000000 0010_0100"   Rd   Rs   Rt   ]
OR       : {opcode, Rd, Rs, Rt}    [  OP= "000000 0010_0101"   Rd   Rs   Rt   ]
XOR      : {opcode, Rd, Rs, Rt}    [  OP= "000000 0010_0110"   Rd   Rs   Rt   ]
SUB      : {opcode, Rd, Rs, Rt}    [  OP= "000000 0010_1000"   Rd   Rs   Rt   ]
NAND     : {opcode, Rd, Rs, Rt}    [  OP= "000000 0010_1100"   Rd   Rs   Rt   ]
NOR      : {opcode, Rd, Rs, Rt}    [  OP= "000000 0010_1101"   Rd   Rs   Rt   ]
NXOR     : {opcode, Rd, Rs, Rt}    [  OP= "000000 0010_1110"   Rd   Rs   Rt   ]
RSHF     : {opcode, Rd, Rs, Rt}    [  OP= "000000 0011_0000"   Rd   Rs   Rt   ]
LSHF     : {opcode, Rd, Rs, Rt}    [  OP= "000000 0011_0001"   Rd   Rs   Rt   ]
```

BR: [if (Rs OP1 Rt) PC = PC + 4 + 4×sxt(Imm)]

```
BEQ      : {opcode, Rs, Rt, Imm}   [  OP= "001000 XXXX_XXXX"   Imm   Rs   Rt   ]
BLT      : {opcode, Rs, Rt, Imm}   [  OP= "001001 XXXX_XXXX"   Imm   Rs   Rt   ]
BLE      : {opcode, Rs, Rt, Imm}   [  OP= "001010 XXXX_XXXX"   Imm   Rs   Rt   ]
BNE      : {opcode, Rs, Rt, Imm}   [  OP= "001011 XXXX_XXXX"   Imm   Rs   Rt   ]
```

JAL: [Rt = PC+4, PC = Rs + 4×sxt(Imm)]

```
JAL      : {opcode, Rt, Imm(Rs)}   [  OP= "001100 XXXX_XXXX"   Imm   Rs   Rt   ]
```

LW: [Rt = MEM[Rs+sxt(Imm)]

```
LW       : {opcode, Rt, Imm(Rs)}   [  OP= "010010 XXXX_XXXX"   Imm   Rs   Rt   ]
```

SW: [MEM[Rs+sxt(Imm) = Rt]

```
SW       : {opcode, Rt, Imm(Rs)}   [  OP= "011010 XXXX_XXXX"   Imm   Rs   Rt   ]
```

ALUI: Rt = Rs OP1 sxt(Imm)

```
ADDI     : {opcode, Rs, Rt, Imm}   [  OP= "100000 XXXX_XXXX"   Imm   Rs   Rt   ]
ANDI     : {opcode, Rs, Rt, Imm}   [  OP= "100100 XXXX_XXXX"   Imm   Rs   Rt   ]
ORI      : {opcode, Rs, Rt, Imm}   [  OP= "100101 XXXX_XXXX"   Imm   Rs   Rt   ]
XORI     : {opcode, Rs, Rt, Imm}   [  OP= "100110 XXXX_XXXX"   Imm   Rs   Rt   ]
```

Registers (Assembly | Register#):

Zero	R0	A0	R1	A1	R2	A2	R3
A3/RV	R4	T0	R5	T1	R6	S0	R7
S1	R8	S2	R9	--	R10	--	R11
--	R12	FP	R13	SP	R14	RA	R15

Pseudo-Instructions (Assembly | Equivalent Instruction):

NOT Ri,Rj	NAND Ri,Rj,Rj	CALL Imm(Ri)	JAL RA,Imm(Ri)
RET	JAL R10,0(RA)	JMP Imm(Ri)	JAL R10,Imm(Ri)
BGT Ry,Rx,Label	BLT Rx,Ry,Label	BGE Ry,Rx,Label	BLE Rx,Ry,Label
BR Label	BEQ Zero,Zero,Label	GT Rz,Ry,Rx	LT Rz,Rx,Ry
GE Rz,Ry,Rx	LE Rz,Rx,Ry	SUBI Ry,Rx,Imm	ADDI Ry,Rx,−Imm