# **OKI** Semiconductor

This version: Apr. 1999 Previous version: Oct. 1998

# MSM5118160D/DSL

1,048,576-Word imes 16-Bit DYNAMIC RAM : FAST PAGE MODE TYPE

#### **DESCRIPTION**

The MSM5118160D/DSL is a 1,048,576-word  $\times$  16-bit dynamic RAM fabricated in Oki's silicon-gate CMOS technology. The MSM5118160D/DSL achieves high integration, high-speed operation, and low-power consumption because Oki manufactures the device in a quadruple-layer polysilicon/double-layer metal CMOS process. The MSM5118160D/DSL is available in a 42-pin plastic SOJ or 50/44-pin plastic TSOP. The MSM5118160DSL (the self-refresh version) is specially designed for lower-power applications.

#### **FEATURES**

- 1,048,576-word × 16-bit configuration
- Single 5 V power supply, ±10% tolerance
- Input : TTL compatible, low input capacitance
- Output : TTL compatible, 3-state
- Refresh: 1024 cycles/16 ms, 1024 cycles/128 ms (SL version)
- Fast page mode, read modify write capability
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh, hidden refresh,  $\overline{\text{RAS}}$ -only refresh capability
- CAS before RAS self-refresh capability (SL version)
- Package options:

42-pin 400 mil plastic SOJ (SOJ42-P-400-1.27) (Product : MSM5118160D/DSL-xxJS) 50/44-pin 400 mil plastic TSOP (TSOPII50/44-P-400-0.80-K)(Product: MSM5118160D/DSL-xxTS-K) (TSOPII50/44-P-400-0.80-L) (Product: MSM5118160D/DSL-xxTS-L) xx indicates speed rank.

#### PRODUCT FAMILY

Family	Ace	cess Ti	me (Ma	ax.)	Cycle Time	Power Di	ssipation
	t <sub>RAC</sub>	t <sub>AA</sub>	t <sub>CAC</sub>	t <sub>OEA</sub>	(Min.)	Operating (Max.)	Standby (Max.)
MSM5118160D/DSL-50	50 ns	25 ns	13 ns	13 ns	90 ns	743 mW	5.5 mW/
MSM5118160D/DSL-60	60 ns	30 ns	15 ns	15 ns	110 ns	688 mW	1.1 mW (SL version)
MSM5118160D/DSL-70	70 ns	35 ns	20 ns	20 ns	130 ns	633 mW	(02 10101011)


# PIN CONFIGURATION (TOP VIEW)

	Λ	71	Г		٦			
V <sub>CC</sub> 1		42 V <sub>SS</sub>	V <sub>CC</sub> 1	Ø	50 V <sub>SS</sub>	V <sub>SS</sub> 50		Ø 1 V <sub>CC</sub>
DQ1 2		41 DQ16	DQ1 2		49 DQ1			2 DQ1
DQ2 3		40 DQ15	DQ2 3		48 DQ1	5 DQ15 48		3 DQ2
DQ3 4		39 DQ14	DQ3 4		47 DQ1	4 DQ14 47	7	4 DQ3
DQ4 5		38 DQ13	DQ4 5		46 DQ1:			5 DQ4
V <sub>CC</sub> 6		37 V <sub>SS</sub>	V <sub>CC</sub> 6		45 V <sub>SS</sub>	V <sub>SS</sub> 45		6 V <sub>CC</sub>
DQ5 7		36 DQ12	DQ5 7		44 DQ1:			7 DQ5
DQ6 8		35 DQ11	DQ6 8		43 DQ1			8 DQ6
DQ7 9		34 DQ10	DQ7 9		42 DQ1	<del></del>		9 DQ7
DQ8 10		33 DQ9	DQ8 10		41 DQ9	DQ9 41	1	10 DQ8
NC 11		32 NC	NC 11		40 NC	NC 40	1	11 NC
NC 12		31 LCAS					]	
WE 13		30 UCAS						
RAS 14		29 OE						
NC 15		28 A9	NC 15		36 NC	NC 36	5	15 NC
NC 16		27 A8	NC 16		35 LCAS	S LCAS 35	5	16 NC
A0 17		26 A7	WE 17		34 UCA	S UCAS 34		17 WE
A1 18		25 A6	RAS 18		33 <u>OE</u>	<u>OE</u> 33	3	18 RAS
A2 19		24 A5	NC 19		32 A9	A9 32		19 NC
A3 20		23 A4	NC 20		31 A8	A8 31		20 NC
V <sub>CC</sub> 21		22 V <sub>SS</sub>	A0 21		30 A7	A7 30		21 A0
			A1 22		29 A6	A6 29		22 A1
	42-Pin Plastic SOJ	l	A2 23		28 A5	A5 28		23 A2
			A3 24		27 A4	A4 27		24 A3
			V <sub>CC</sub> 25		26 V <sub>SS</sub>	V <sub>SS</sub> 26	5	25 V <sub>CC</sub>
			L		J			
			50	/44-Pin Plastic TS0	OP	5	0/44-Pin Plast	
				(K Type)			(L Type	)

Pin Name	Function
A0 - A9	Address Input
RAS	Row Address Strobe
LCAS	Lower Byte Column Address Strobe
<b>UCAS</b>	Upper Byte Column Address Strobe
DQ1 - DQ16	Data Input/Data Output
<u>ŌĒ</u>	Output Enable
WE	Write Enable
V <sub>CC</sub>	Power Supply (5 V)
V <sub>SS</sub>	Ground (0 V)
NC	No Connection

Note : The same power supply voltage must be provided to every  $V_{CC}$  pin, and the same GND voltage level must be provided to every  $V_{SS}$  pin.

#### **BLOCK DIAGRAM**



#### **FUNCTION TABLE**

		Input Pin			DQ	Pin	Function Mode
RAS	LCAS	UCAS	WE	ŌĒ	DQ1 - DQ8	DQ9 - DQ16	Function Mode
Н	*	*	*	*	High-Z	High-Z	Standby
L	Н	Н	*	*	High-Z	High-Z	Refresh
L	L	Н	Н	L	D <sub>OUT</sub>	High-Z	Lower Byte Read
L	Н	L	Н	L	High-Z D <sub>OUT</sub>		Upper Byte Read
L	L	L	Н	L	D <sub>OUT</sub>	D <sub>OUT</sub>	Word Read
L	L	Н	L	Н	D <sub>IN</sub>	Don't Care	Lower Byte Write
L	Н	L	L	Н	Don't Care	D <sub>IN</sub>	Upper Byte Write
L	L	L	L	Н	D <sub>IN</sub>	D <sub>IN</sub>	Word Write
L	L	L	Н	Н	High-Z	High-Z	_

<sup>\*: &</sup>quot;H" or "L"

#### **ELECTRICAL CHARACTERISTICS**

## **Absolute Maximum Ratings**

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	$V_{IN}, V_{OUT}$	-0.5 to V <sub>CC</sub> + 0.5	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	$V_{CC}$	–0.5 to 7	V
Short Circuit Output Current	I <sub>OS</sub>	50	mA
Power Dissipation	P <sub>D</sub> *	1	W
Operating Temperature	T <sub>opr</sub>	0 to 70	°C
Storage Temperature	T <sub>stg</sub>	–55 to 150	°C

<sup>\*:</sup>  $Ta = 25^{\circ}C$ 

## **Recommended Operating Conditions**

 $(Ta = 0^{\circ}C \text{ to } 70^{\circ}C)$ 

Parameter	Symbol	Min.	Тур. Мах.		Unit
Dawar Cupply Valtage	V <sub>CC</sub>	4.5	5.0	5.5	V
Power Supply Voltage	V <sub>SS</sub>	0	0 0	V	
Input High Voltage	V <sub>IH</sub>	2.4	_	V <sub>CC</sub> + 0.5 <sup>*1</sup>	V
Input Low Voltage	V <sub>IL</sub>	-0.5 <sup>*2</sup>	_	0.8	V

Notes: \*1. The input voltage is  $V_{CC}$  + 2.0 V when the pulse width is less than 20 ns (the pulse width is with respect to the point at which  $V_{CC}$  is applied).

\*2. The input voltage is  $V_{SS}$  –2.0 V when the pulse width is less than 20 ns (the pulse width is with respect to the point at which  $V_{SS}$  is applied).

#### Capacitance

 $(V_{CC} = 5 V \pm 10\%, Ta = 25^{\circ}C, f = 1 MHz)$ 

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance (A0 - A9)	C <sub>IN1</sub>	_	5	pF
Input Capacitance	C		7	n.E
$(\overline{RAS}, \overline{LCAS}, \overline{UCAS}, \overline{WE}, \overline{OE})$	C <sub>IN2</sub>	_	1	рг
Output Capacitance (DQ1 - DQ16)	C <sub>I/O</sub>	_	7	pF

#### **DC Characteristics**

 $(V_{CC} = 5 V \pm 10\%, Ta = 0^{\circ}C \text{ to } 70^{\circ}C)$ 

Parameter	Symbol	Condition		118160 SL-50		118160 SL-60		118160 SL-70		Note
			Min.	Max.	Min.	Max.	Min.	Max.		Ì
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -5.0 mA	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	2.4	Vcc	V	
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 4.2 mA	0	0.4	0	0.4	0	0.4	٧	
Input Leakage Current	ILI	$0 \ V \leq V_I \leq 6.5 \ V;$ All other pins not $under \ test = 0 \ V$	-10	10	-10	10	-10	10	μА	
Output Leakage Current	I <sub>LO</sub>	DQ disable $0 \text{ V} \le \text{V}_0 \le \text{V}_{CC}$	-10	10	-10	10	-10	10	μА	
Average Power Supply Current (Operating)	I <sub>CC1</sub>	$\overline{RAS}$ , $\overline{CAS}$ cycling, $t_{RC}$ = Min.	_	135	_	125	_	115	mA	1, 2
Power Supply		$\overline{RAS}$ , $\overline{CAS} = V_{IH}$	-	2	_	2	_	2	m A	1
Current (Standby)	I <sub>CC2</sub>	RAS, CAS	_	1	_	1	_	1	IIIA	'
Current (Standby)		$\geq$ V <sub>CC</sub> $-0.2$ V	_	200	_	200	_	200	V V μA μA μA μA mA mA μA μA	1, 5
Average Power Supply Current (RAS-only Refresh)	I <sub>CC3</sub>	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}} = \text{V}_{\text{IH}},$ $t_{\text{RC}} = \text{Min}.$	_	135	_	125	_	115	mA	1, 2
Power Supply Current (Standby)	I <sub>CC5</sub>	$\overline{RAS} = V_{IH},$ $\overline{CAS} = V_{IL},$ $DQ = enable$	_	5	_	5	_	5	mA	1
Average Power Supply Current (CAS before RAS Refresh)	I <sub>CC6</sub>	RAS cycling, CAS before RAS	_	135	_	125	_	115	mA	1, 2
Average Power		RAS = V <sub>IL</sub> ,								
Supply Current	I <sub>CC7</sub>	CAS cycling,	-	135	_	125	_	115	mA	1, 3
(Fast Page Mode)		t <sub>PC</sub> = Min.								
Average Power		$t_{RC}$ = 125 $\mu$ s,								1, 4,
Supply Current	I <sub>CC10</sub>	CAS before RAS,	-	300	_	300	_	300	μΑ	5
(Battery Backup)		t <sub>RAS</sub> ≤ 1 μs								J
Average Power Supply Current (CAS before RAS Self-Refresh)	I <sub>CCS</sub>	RAS ≤ 0.2 V, CAS ≤ 0.2 V	_	300	_	300	_	300	μА	1, 5

- Notes: 1.  $I_{CC}$  Max. is specified as  $I_{CC}$  for output open condition.
  - 2. The address can be changed once or less while  $\overline{RAS} = V_{II}$ .
  - 3. The address can be changed once or less while  $\overline{\text{CAS}} = V_{\text{IH}}$ .
  - 4.  $V_{CC} 0.2 \text{ V} \le V_{IH} \le V_{CC} + 0.5 \text{ V}, -0.5 \text{ V} \le V_{IL} \le 0.2 \text{ V}.$
  - 5. SL version.

# AC Characteristics (1/2)

 $(V_{CC} = 5 V \pm 10\%, Ta = 0^{\circ}C \text{ to } 70^{\circ}C)$  Note 1, 2, 3

$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			MSM5118160				MSM5	118160	,	, _, _
Random Read or Write Cycle Time	Parameter	Symbol	D/D	SL-50	D/DS	SL-60	D/DS	SL-70	Unit	Note
Read Modify Write Cycle Time			Min.	Max.	Min.	Max.	Min.	Max.		
Fast Page Mode Cycle Time	Random Read or Write Cycle Time	t <sub>RC</sub>	90	_	110	_	130		ns	
Fast Page Mode Read Modify Write Cycle Time   Terror FAS   Terror FA	Read Modify Write Cycle Time	t <sub>RWC</sub>	131	_	155	_	185	_	ns	
Cycle Time         IPRWC         76         —         65         —         100         —         Its           Access Time from RAS         t <sub>RAC</sub> —         50         —         60         —         70         ns         4, 5, 4           Access Time from CAS         t <sub>CAC</sub> —         13         —         15         —         20         ns         4, 5           Access Time from CAS Precharge         t <sub>CPA</sub> —         30         —         35         —         40         ns         4, 12           Access Time from CAS Precharge         t <sub>CPA</sub> —         30         —         35         —         40         ns         4, 12           Access Time from CAS Time from CAS         t <sub>CLZ</sub> 0         —         0         —         0         —         0         —         0         —         0         —         0         —         0         —         0         —         0         —         0         —         0         —         0         —         0         —         0         —         0         —         0         —         0         —         0         ns         7         —	Fast Page Mode Cycle Time	t <sub>PC</sub>	35	_	40	_	45	_	ns	
Access Time from CAS		t <sub>PRWC</sub>	76	_	85	_	100	_	ns	
Access Time from Column Address	Access Time from RAS	t <sub>RAC</sub>	_	50	_	60	_	70	ns	4, 5, 6
Access Time from \$\overline{CAS}\$ Precharge   t_{OPA}	Access Time from CAS	t <sub>CAC</sub>	_	13	_	15		20	ns	4, 5
Access Time from OE	Access Time from Column Address	t <sub>AA</sub>	_	25	_	30	_	35	ns	4, 6
Output Low Impedance Time from CAS         tCLZ         0         —         0         —         ns         4           CAS to Data Output Buffer Turn-off Delay Time         tOFF         0         13         0         15         0         20         ns         7           OE to Data Output Buffer Turn-off Delay Time         tOFF         0         13         0         15         0         20         ns         7           Transition Time         tT         3         50         3         50         3         50         ns         3           Refresh Period         tREF         —         16         —         16         —         16         ms         16         ms         Refresh Period         Ms         —         128         —         128         —         128         ms         15         ms         15           Refresh Period         tREF         —         128         —         128         —         128         ms         15           RAS Period         tGLZ         O         0         —         40         —         50         —         ns         15           RAS Pulse Width         tRAS Pulse Width         tRAS Pase Made	Access Time from CAS Precharge	t <sub>CPA</sub>	_	30	_	35	_	40	ns	4, 12
CAS to Data Output Buffer Turn-off Delay Time         topf         0         13         0         15         0         20         ns         7           OE to Data Output Buffer Turn-off Delay Time         topz         0         13         0         15         0         20         ns         7           Transition Time         t <sub>T</sub> 3         50         3         50         3         50         ns         3           Refresh Period         t <sub>REF</sub> —         16         —         16         —         16         ms         16         ms         15           Refresh Period         t <sub>REF</sub> —         16         —         16         —         16         ms         16         ms         16         ms         7         16         —         16         —         16         ms         7         16         ms         7         128         —         128         —         128         —         128         ms         15         128	Access Time from OE	t <sub>OEA</sub>	_	13	_	15	_	20	ns	4
OE to Data Output Buffer Turn-off Delay Time         to Ez         0         13         0         15         0         20         ns         7           Transition Time         t <sub>T</sub> 3         50         3         50         3         50         ns         3           Refresh Period         t <sub>REF</sub> —         16         —         16         —         16         ms         -           Refresh Period (SL version)         t <sub>REF</sub> —         128         —         128         —         128         ms         15           RAS Percharge Time         t <sub>REF</sub> —         128         —         128         —         128         ms         15           RAS Pulse Width         t <sub>RAS</sub> 50         10,000         60         10,000         70         10,000         ns           RAS Pulse Width (Fast Page Mode)         t <sub>RASP</sub> 50         100,000         60         100,000         70         100,000         ns           RAS Hold Time referenced to OE         t <sub>ROH</sub> 13         —         15         —         20         —         ns         14           CAS Precharge Time (Fast Page Mode)         t <sub>CP</sub> 7	Output Low Impedance Time from CAS	t <sub>CLZ</sub>	0	_	0	_	0	_	ns	4
Transition Time         t <sub>T</sub> 3         50         3         50         3         50         ns         3           Refresh Period         t <sub>REF</sub> —         16         —         16         —         16         ms         —           Refresh Period (SL version)         t <sub>REF</sub> —         128         —         128         —         128         ms         15           RAS Pecharge Time         t <sub>RP</sub> 30         —         40         —         50         —         ns           RAS Pulse Width         t <sub>RAS</sub> 50         10,000         60         10,000         70         10,000         ns           RAS Pulse Width (Fast Page Mode)         t <sub>RASP</sub> 50         100,000         60         100,000         70         100,000         ns           RAS Hold Time         t <sub>RAS</sub> 13         —         15         —         20         —         ns           CAS Pulse Width         t <sub>CAS</sub> 13         10,000         15         10,000         20         10,000         ns           CAS Hold Time         t <sub>CAS</sub> 13         10,000         15         10,000         20         10,000	$\overline{\text{CAS}}$ to Data Output Buffer Turn-off Delay Time	toff	0	13	0	15	0	20	ns	7
Refresh Period         transmitted	OE to Data Output Buffer Turn-off Delay Time	t <sub>OEZ</sub>	0	13	0	15	0	20	ns	7
Refresh Period (SL version)   table	Transition Time	t <sub>T</sub>	3	50	3	50	3	50	ns	3
RAS Precharge Time         t_RP         30         —         40         —         50         —         ns           RAS Pulse Width         t_RAS         50         10,000         60         10,000         70         10,000         ns           RAS Pulse Width (Fast Page Mode)         t_RASP         50         100,000         60         100,000         70         100,000         ns           RAS Hold Time         t_RASH         13         —         15         —         20         —         ns           CAS Precharge Time (Fast Page Mode)         t_CP         7         —         10         —         ns         14           CAS Precharge Time (Fast Page Mode)         t_CP         7         —         10         —         ns         14           CAS Precharge Time (Fast Page Mode)         t_CP         7         —         10         —         ns         14           CAS Precharge Time (Fast Page Mode)         t_CP         7         —         10         —         10         —         ns         14           CAS to RAS Precharge Time (Fast Page Mode)         t_CP         7         —         60         —         70         —         ns         12	Refresh Period	t <sub>REF</sub>	_	16	_	16	_	16	ms	
RAS         Pulse Width         tras         50         10,000         60         10,000         70         10,000         ns           RAS         Pulse Width (Fast Page Mode)         trasp         50         100,000         60         100,000         70         100,000         ns           RAS         Hold Time         trash         13         —         15         —         20         —         ns           CAS         Precharge Time (Fast Page Mode)         transk         13         —         15         —         20         —         ns           CAS         Precharge Time (Fast Page Mode)         transk         13         10,000         15         10,000         20         10,000         ns           CAS         Pulse Width         transk         transk         13         10,000         15         10,000         20         10,000         ns         14           CAS         Pulse Width         transk         transk         50         —         60         —         70         —         ns         14           CAS         Pulse Width         transk         transk         50         —         60         —         70         —	Refresh Period (SL version)	t <sub>REF</sub>	_	128	_	128	_	128	ms	15
RAS         Pulse Width (Fast Page Mode)         transport         50         100,000         60         100,000         70         100,000         ns           RAS         Hold Time         transport         transport         13         —         15         —         20         —         ns           RAS         Hold Time referenced to OE         transport         transport         13         —         15         —         20         —         ns           CAS         Precharge Time (Fast Page Mode)         transport         transport         10         —         10         —         ns         14           CAS         Pulse Width         transport         transport         13         10,000         15         10,000         20         10,000         ns         14           CAS         Pulse Width         transport         transport         13         10,000         15         10,000         20         10,000         ns         14           CAS         Pulse Width         transport         transport         15         —         5         —         5         —         5         —         5         —         5         —         5         —	RAS Precharge Time	t <sub>RP</sub>	30	_	40	_	50	_	ns	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	RAS Pulse Width	t <sub>RAS</sub>	50	10,000	60	10,000	70	10,000	ns	
RAS Hold Time referenced to OE         t <sub>ROH</sub> 13         —         15         —         20         —         ns           CAS Precharge Time (Fast Page Mode)         t <sub>CP</sub> 7         —         10         —         ns         14           CAS Pulse Width         t <sub>CAS</sub> 13         10,000         15         10,000         20         10,000         ns           CAS Hold Time         t <sub>CSH</sub> 50         —         60         —         70         —         ns           CAS to RAS Precharge Time         t <sub>CRP</sub> 5         —         5         —         5         —         ns         12           RAS Hold Time from CAS Precharge         t <sub>RHCP</sub> 30         —         35         —         40         —         ns         12           RAS to CAS Delay Time         t <sub>RCD</sub> 17         37         20         45         20         50         ns         5           RAS to Column Address Delay Time         t <sub>RAD</sub> 12         25         15         30         15         35         ns         6           Row Address Hold Time         t <sub>RAH</sub> 7         —         10         —         ns	RAS Pulse Width (Fast Page Mode)	t <sub>RASP</sub>	50	100,000	60	100,000	70	100,000	ns	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	RAS Hold Time	t <sub>RSH</sub>	13	_	15	_	20	_	ns	
CAS         Pulse Width         t <sub>CAS</sub> 13         10,000         15         10,000         20         10,000         ns           CAS         Hold Time         t <sub>CSH</sub> 50         —         60         —         70         —         ns           CAS         to RAS         Precharge Time         t <sub>CRP</sub> 5         —         5         —         ns         12           RAS         Hold Time from CAS         Precharge         t <sub>RHCP</sub> 30         —         35         —         40         —         ns         12           RAS         to CAS         Delay Time         t <sub>RCD</sub> 17         37         20         45         20         50         ns         5           RAS         to Column Address Delay Time         t <sub>RAD</sub> 12         25         15         30         15         35         ns         6           Row Address Set-up Time         t <sub>ASR</sub> 0         —         0         —         0         —         ns         11           Column Address Hold Time         t <sub>CAH</sub> 7         —         10         —         15         —         ns         11           Column	RAS Hold Time referenced to OE	t <sub>ROH</sub>	13	_	15	_	20	_	ns	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	CAS Precharge Time (Fast Page Mode)	t <sub>CP</sub>	7	_	10	_	10	_	ns	14
	CAS Pulse Width	t <sub>CAS</sub>	13	10,000	15	10,000	20	10,000	ns	
	CAS Hold Time	t <sub>CSH</sub>	50	_	60	_	70	_	ns	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	CAS to RAS Precharge Time		5	_	5	_	5	_	ns	12
	RAS Hold Time from CAS Precharge	tRHCP	30	_	35	_	40	l —	ns	12
	RAS to CAS Delay Time		17	37	20	45	20	50	ns	5
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	RAS to Column Address Delay Time		12	25	15	30	15	35	ns	6
	Row Address Set-up Time	t <sub>ASR</sub>	0	_	0	_	0	_	ns	
	Row Address Hold Time	t <sub>RAH</sub>	7	_	10	_	10	_	ns	
	Column Address Set-up Time		0	_	0	_	0	_	ns	11
Column Address to RAS Lead Time t <sub>RAL</sub> 25 — 30 — 35 — ns				_	10	_	15	_	ns	
1002				_		_		<u> </u>		
1100 0				_		_		_		11
Read Command Hold Time $t_{RCH} = 0$ — 0 — 0 — ns 8, 11	·			_		_		_		8, 11
Read Command Hold Time referenced to $\overline{RAS}$ $t_{RRH}$ 0 $-$ 0 $-$ 0 $-$ ns 8				_				_		

# AC Characteristics (2/2)

 $(V_{CC} = 5 V \pm 10\%, Ta = 0^{\circ}C \text{ to } 70^{\circ}C)$  Note 1, 2, 3


		1	,,	V (() = 0 V	±1070,	- 0 0	10 70 0	INOLO	1, 2, 0
Parameter	Symbol	D/DC	118160 SL-50		118160 SL-60		118160 SL-70	Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
Write Command Set-up Time	t <sub>WCS</sub>	0	_	0	_	0	_	ns	9, 11
Write Command Hold Time	t <sub>WCH</sub>	7	_	10	_	15	_	ns	11
Write Command Pulse Width	twp	7	_	10	_	10	_	ns	
OE Command Hold Time	toeh	13	_	15	_	20	_	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	13	_	15	_	20	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	13	_	15	_	20	_	ns	13
Data-in Set-up Time	t <sub>DS</sub>	0	_	0	_	0	_	ns	10, 11
Data-in Hold Time	t <sub>DH</sub>	7	_	10	_	15	_	ns	10, 11
OE to Data-in Delay Time	t <sub>OED</sub>	13	_	15	_	20	_	ns	
CAS to WE Delay Time	t <sub>CWD</sub>	36	_	40	_	50	_	ns	9
Column Address to WE Delay Time	t <sub>AWD</sub>	48	_	55	_	65	_	ns	9
RAS to WE Delay Time	t <sub>RWD</sub>	73	_	85	_	100	_	ns	9
CAS Precharge WE Delay Time	t <sub>CPWD</sub>	53	_	60	_	70	_	ns	9
$\overline{\text{CAS}}$ Active Delay Time from $\overline{\text{RAS}}$ Precharge	t <sub>RPC</sub>	5	—	5	_	5	_	ns	11
$\overline{RAS}$ to $\overline{CAS}$ Set-up Time ( $\overline{CAS}$ before $\overline{RAS}$ )	t <sub>CSR</sub>	10	_	10	_	10	_	ns	11
RAS to CAS Hold Time (CAS before RAS)	t <sub>CHR</sub>	10	_	10	_	10	_	ns	12
RAS Pulse Width		400		400		400			4-
(CAS before RAS Self-Refresh)	t <sub>RASS</sub>	100	_	100	_	100	_	μS	15
RAS Precharge Time		00		440		400			4-
(CAS before RAS Self-Refresh)	t <sub>RPS</sub>	90	_	110	_	130	_	ns	15
CAS Hold Time	+	E0.		50		E0.		no	15
(CAS before RAS Self-Refresh)	t <sub>CHS</sub>	-50	_	<del>-</del> 50	_	<del>-</del> 50	_	ns	15

Notes:


- 1. A start-up delay of 200 µs is required after power-up, followed by a minimum of eight initialization cycles (RAS-only refresh or CAS before RAS refresh) before proper device operation is achieved.
- 2. The AC characteristics assume  $t_T = 5$  ns.
- 3.  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.) are reference levels for measuring input timing signals. Transition times ( $t_T$ ) are measured between  $V_{IH}$  and  $V_{IL}$ .
- 4. This parameter is measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 5. Operation within the  $t_{RCD}$  (Max.) limit ensures that  $t_{RAC}$  (Max.) can be met.  $t_{RCD}$  (Max.) is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (Max.) limit, then the access time is controlled by  $t_{CAC}$ .
- 6. Operation within the  $t_{RAD}$  (Max.) limit ensures that  $t_{RAC}$  (Max.) can be met.  $t_{RAD}$  (Max.) is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}$  (Max.) limit, then the access time is controlled by  $t_{AA}$ .
- 7. t<sub>OFF</sub> (Max.) and t<sub>OEZ</sub> (Max.) define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
- 8. t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
- 9. t<sub>WCS</sub>, t<sub>CWD</sub>, t<sub>RWD</sub>, t<sub>AWD</sub> and t<sub>CPWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub>≥t<sub>WCS</sub> (Min.), then the cycle is an early write cycle and the data out will remain open circuit (high impedance) throughout the entire cycle. If t<sub>CWD</sub>≥t<sub>CWD</sub> (Min.) , t<sub>RWD</sub>≥t<sub>RWD</sub> (Min.), t<sub>AWD</sub>≥t<sub>AWD</sub> (Min.) and t<sub>CPWD</sub>≥t<sub>CPWD</sub> (Min.), then the cycle is a read modify write cycle and data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, then the condition of the data out (at access time) is indeterminate.
- 10. These parameters are referenced to the UCAS and LCAS, leading edges in an early write cycle, and to the WE leading edge in an OE control write cycle, or a read modify write cycle.
- 11. These parameters are determined by the falling edge of either UCAS or LCAS, whichever is earlier.
- 12. These parameters are determined by the rising edge of either  $\overline{\text{UCAS}}$  or  $\overline{\text{LCAS}}$ , whichever is later.
- 13.  $t_{CWL}$  should be satisfied by both  $\overline{UCAS}$  and  $\overline{LCAS}$ .
- 14.  $t_{CP}$  is determined by the time both  $\overline{UCAS}$  and  $\overline{LCAS}$  are high.
- 15. Only SL version.

#### **TIMING WAVEFORM**


### **Read Cycle**




#### Write Cycle (Early Write)




#### **Read Modify Write Cycle**




## Fast Page Mode Read Cycle




#### Fast Page Mode Write Cycle (Early Write)




#### **Fast Page Mode Read Modify Write Cycle**



#### **RAS-Only Refresh Cycle**




## **CAS** before **RAS** Refresh Cycle




**Note:**  $\overline{WE}$ ,  $\overline{OE}$ , Address = "H" or "L" "H" or "L"


## **Hidden Refresh Read Cycle**



#### **Hidden Refresh Write Cycle**




# **CAS** before **RAS** Self-Refresh Cycle



### **PACKAGE DIMENSIONS**


(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, TQFP, LQFP, SOJ, QFJ (PLCC), SHP, and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person on the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, TQFP, LQFP, SOJ, QFJ (PLCC), SHP, and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person on the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

#### **NOTICE**

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents cotained herein may be reprinted or reproduced without our prior permission.
- 9. MS-DOS is a registered trademark of Microsoft Corporation.

Copyright 1999 Oki Electric Industry Co., Ltd.