

Lab 07


gm/ID Design Methodology


Part 1: gm/ID Design Curves

• NMOS Design Charts from ADT:













PMOS Design Charts from ADT:











Part 2: OTA Design

• Hand Analysis and Design Procedure:






ID/W (600n)

• Charts from ADT to Design:

1) Input Pair Sizing




175
150
125
25
0
0
5
10
15
0
0
5
10
15
20
25
0
0
5
10
15
20
25

Length determination from gain chart


width determination from driven current capability chart

2) Current Mirror Load Sizing




200

3) Tail Current Source Sizing



Length determination for tail current source from CMRR spec




width determination from driven current capability chart

• Sizing Table:


	Input Pair NMOS	Current Mirror Load PMOS	Magic Battery - Tail Current Source
Width	4um	1.44um	898.655nm – 2*898.655nm
Length	0.6um	0.6um	1.5um
ID	10uA	10uA	10uA – 20uA
GM	160uS	50uS	50uS – 100uS
GM/ID	16	5	5
Vdsat	97.56mV	296.9mV	299.1mV
Vov	114.3mV	368.1mV	395.4mV
V*	125.9mV	402.7mV	403.4mV

Part 3: Open-Loop OTA Simulation

1) Schematic of the OTA with DC node voltages clearly annotated.




OTA circuit schematic with voltages annotated



 $OTA\ circuit\ testbench\ after\ symbol\ design$

- Is the current (and gm) in the input pair exactly equal? Yes
- What is DC voltage at VOUT? Why? DC voltage at VOUT equal 1V, because of voltage drop on current mirror load as shown which will be $V_{out}=V_{DD}-V_{DS}=1.8-793.5m=1V$.

2) Diff small signal ccs:



Magnitude bode plot dB for differential gain


Test	Output	Nominal	Spec	Weight	Pass/Fail
TrainLAB:lab07_OTA_testbench:1	Av Mag	65.72			
TrainLAB:lab07_OTA_testbench:1	Av dB	36.35			
TrainLAB:lab07_OTA_testbench:1	BW	76.22k			
TrainLAB:lab07_OTA_testbench:1	UGF	5.016M			
TrainLAB:lab07_OTA_testbench:1	GBW	5.02M			

AC simulation results from ADEXL for differential gain

• Compare simulation results with hand calculations in a table.

Circuit Parameter	Hand Analysis Results	Simulation Results
DC Gain MAG	66.24	65.72
DC Gain dB	36.42 dB	36.35 dB
Bandwidth	77.7kHz	76.22kHz
GBW	5.15MHz	5.02MHz
UGF	5.15MHz	5.016MHz

3) CM small signal ccs:



Magnitude bode plot dB for common mode gain


Test	Output	Nominal	Spec	Weight	Pass/Fail
TrainLAB:lab07_OTA_testbench:1	Av Mag	11.09m			
TrainLAB:lab07_OTA_testbench:1	Av dB	-39.1			
TrainLAB:lab07_OTA_testbench:1	BW	76.22k			
TrainLAB:lab07_OTA_testbench:1	GBW	847.1			

AC simulation results from ADEXL for differential gain

• Compare simulation results with hand calculations in a table.

Circuit Parameter	Hand Analysis Results	Simulation Results
DC Gain MAG	14.09m	11.09m
DC Gain dB	-37 dB	-39.1 dB
Bandwidth	77.7kHz	76.22kHz
GBW	1.09kHz	847.1Hz


4) CMRR:




Analytical Analysis:

CMRR = gm1*(ro1//ro3)*2*gm3*Rss = 161.7u*409.653k*2*49.41u*718.2k = 4701.25 = 74dB

5) Diff large signal ccs:






• Compare the peak with Avd:

As shown from previous graph that differential gain Avd is exact the peak of derivative.


6) CM large signal ccs (region vs VICM):




Region of tail current source and input pair versus Vicm Sweep

As shown from previous graph that common mode input range equal 0.85:1.5 which meet nearly the specs which equal 0.8:1.5.

Part 4: Closed-Loop OTA Simulation



Closed loop OTA schematic



• Is the current (and gm) in the input pair exactly equal? Why?


As shown from previous schematic that Id and gm of input pair aren't equal, this because unity gain feedback which gives a finite value for gain so differential inputs don't become zero anymore and there is a slight difference between Vin+ and Vin- which make mismatch.

ullet Calculate the mismatch in ID and gm.

ΔID=0.127uA

ΔGm=1.4uS

Loop gain:



GBW of loop gain from cadence

• Compare DC gain and GBW with those obtained from open-loop simulation. Comment

As shown from previous results that there is no difference between loop gain and open OTA gain this because of unity feedback which make value of β =1 so open loop OTA is the same gain of loop gain.