


# DUAL D TYPE FLIP FLOP WITH PRESET AND CLEAR

- HIGH SPEED :
  - $f_{MAX} = 67MHz$  (TYP.) at  $V_{CC} = 6V$
- LOW POWER DISSIPATION:  $I_{CC} = 2\mu A(MAX.)$  at  $T_A = 25$ °C
- HIGH NOISE IMMUNITY: V<sub>NIH</sub> = V<sub>NIL</sub> = 28 % V<sub>CC</sub> (MIN.)
- SYMMETRICAL OUTPUT IMPEDANCE: |I<sub>OH</sub>| = I<sub>OL</sub> = 4mA (MIN)
- BALANCED PROPAGATION DELAYS: t<sub>PLH</sub> ≅ t<sub>PHL</sub>
- WIDE OPERATING VOLTAGE RANGE: V<sub>CC</sub> (OPR) = 2V to 6V
- PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 74



The M74HC74 is an high speed CMOS DUAL D TYPE FLIP FLOP WITH CLEAR fabricated with silicon gate C<sup>2</sup>MOS technology.

A signal on the D INPUT is transferred on the Q OUTPUT during the positive going transition of the clock pulse. CLEAR and PRESET are




#### **ORDER CODES**

PACKAGE	TUBE	T & R
DIP	M74HC74B1R	
SOP	M74HC74M1R	M74HC74RM13TR
TSSOP		M74HC74TTR

independent of the clock and accomplished by a low on the appropriate input.


All inputs are equipped with protection circuits against static discharge and transient excess voltage.

#### PIN CONNECTION AND IEC LOGIC SYMBOLS



July 2001 1/12

#### INPUT AND OUTPUT EQUIVALENT CIRCUIT



#### **PIN DESCRIPTION**


PIN No	SYMBOL	NAME AND FUNCTION
1,13	1CLR, 2CLR	Asynchronous Reset - Direct Input
2, 12	1D, 2D	Data Inputs
3, 11	1CK, 2CK	Clock Input (LOW-to-HIGH, Edge-Triggered)
4, 10	1PR, 2PR	Asynchronous Set - Direct Input
5, 9	1Q, 2Q	True Flip-Flop Outputs
6, 8	1Q, 2Q	Complement Flip-Flop Outputs
7	GND	Ground (0V)
14	Vcc	Positive Supply Voltage

#### **TRUTH TABLE**

	INP	UTS		оиті	PUTS	FUNCTION
CLR	PR	D	СК	Q	Q	FUNCTION
L	Н	Х	Х	L	Н	CLEAR
Н	L	X	X	Н	L	PRESET
L	L	X	X	Н	Н	
Н	Н	L		L	Н	
Н	Н	Н		Н	L	
Н	Н	Х	Z	Q <sub>n</sub>	$\overline{Q}_n$	NO CHANGE

X : Don't Care

### LOGIC DIAGRAM



This logic diagram has not be used to estimate propagation delays

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	-0.5 to +7	V
VI	DC Input Voltage	-0.5 to V <sub>CC</sub> + 0.5	V
V <sub>O</sub>	DC Output Voltage	-0.5 to V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	DC Input Diode Current	± 20	mA
I <sub>OK</sub>	DC Output Diode Current	± 20	mA
Ιο	DC Output Current	± 25	mA
I <sub>CC</sub> or I <sub>GND</sub>	DC V <sub>CC</sub> or Ground Current	± 50	mA
$P_{D}$	Power Dissipation	500(*)	mW
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
T <sub>L</sub>	Lead Temperature (10 sec)	300	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied

(\*) 500mW at 65 °C; derate to 300mW by 10mW/°C from 65°C to 85°C

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Value	Unit
V <sub>CC</sub>	Supply Voltage		2 to 6	V
VI	Input Voltage		0 to V <sub>CC</sub>	V
Vo	Output Voltage		0 to V <sub>CC</sub>	V
T <sub>op</sub>	Operating Temperature		-55 to 125	°C
	Input Rise and Fall Time	$V_{CC} = 2.0V$	0 to 1000	ns
t <sub>r</sub> , t <sub>f</sub>		$V_{CC} = 4.5V$	0 to 500	ns
		$V_{CC} = 6.0V$	0 to 400	ns

#### **DC SPECIFICATIONS**

		٦	Test Condition				Value				
Symbol	Parameter	v <sub>cc</sub>		Т	A = 25°	С	-40 to	85°C	-55 to	125°C	Unit
		(V)		Min.	Тур.	Max.	Min.	Max.	Min.	Max.	
$V_{IH}$	High Level Input	2.0		1.5			1.5		1.5		
	Voltage	4.5		3.15			3.15		3.15		V
		6.0		4.2			4.2		4.2		
$V_{IL}$	Low Level Input	2.0				0.5		0.5		0.5	
	Voltage	4.5				1.35		1.35		1.35	V
		6.0				1.8		1.8		1.8	
$V_{OH}$	V <sub>OH</sub> High Level Output Voltage	2.0	I <sub>O</sub> =-20 μA	1.9	2.0		1.9		1.9		
		4.5	I <sub>O</sub> =-20 μA	4.4	4.5		4.4		4.4		
		6.0	I <sub>O</sub> =-20 μA	5.9	6.0		5.9		5.9		V
		4.5	I <sub>O</sub> =-4.0 mA	4.18	4.31		4.13		4.10		
		6.0	I <sub>O</sub> =-5.2 mA	5.68	5.8		5.63		5.60		
V <sub>OL</sub>	Low Level Output	2.0	I <sub>O</sub> =20 μA		0.0	0.1		0.1		0.1	
	Voltage	4.5	I <sub>O</sub> =20 μA		0.0	0.1		0.1		0.1	
		6.0	I <sub>O</sub> =20 μA		0.0	0.1		0.1		0.1	V
		4.5	I <sub>O</sub> =4.0 mA		0.17	0.26		0.33		0.40	
		6.0	I <sub>O</sub> =5.2 mA		0.18	0.26		0.33		0.40	
I <sub>I</sub>	Input Leakage Current	6.0	$V_I = V_{CC}$ or GND			± 0.1		± 1		± 1	μΑ
I <sub>CC</sub>	Quiescent Supply Current	6.0	$V_I = V_{CC}$ or GND		_	2	_	20	_	40	μΑ

# AC ELECTRICAL CHARACTERISTICS ( $C_L = 50 \text{ pF}$ , Input $t_r = t_f = 6 \text{ns}$ )


		7	est Condition				Value				
Symbol	Parameter	V <sub>CC</sub>		т	A = 25°	С	-40 to	85°C	-55 to 125°C		Unit
		(V)		Min.	Тур.	Max.	Min.	Max.	Min.	Max.	
t <sub>TLH</sub> t <sub>THL</sub>	Output Transition	2.0			30	75		95		110	
	Time	4.5			8	15		19		22	ns
		6.0			7	13		16		19	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay	2.0			48	150		190		225	
	Time (CK - Q, $\overline{Q}$ )	4.5			16	30		38		45	ns
		6.0			13	26		32		38	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay	2.0			51	150		190		225	
	Time (CLR, PR -	4.5			17	30		38		45	ns
	Q, Q)	6.0			15	26		32		38	
f <sub>MAX</sub>	Maximum Clock	2.0		6.2	21		5		4.2		
	Frequency	4.5		31	63		25		21		MHz
		6.0		37	67		30		25		
t <sub>W(H)</sub>	Minimum Pulse	2.0			18	75		95		110	
$t_{W(L)}$	Width (CK)	4.5			6	15		19		22	ns
		6.0			6	13		16		19	
t <sub>W(L)</sub>	Minimum Pulse	2.0			21	75		95		110	
( )	Width (CLR, PR)	4.5			7	15		19		22	ns
		6.0			6	13		16		19	
t <sub>s</sub>	Minimum Set-up	2.0			15	75		95		110	
	Time	4.5			4	15		19		22	ns
		6.0			3	13		16		19	
t <sub>h</sub>	Minimum Hold	2.0				0		0		0	
	Time	4.5				0		0		0	ns
		6.0				0		0		0	
t <sub>REM</sub>	Minimum Removal	2.0			0	25		30		35	
	Time (CLR, PR to	4.5			0	5		6		7	ns
	CK)	6.0			0	4		5		6	10

#### **CAPACITIVE CHARACTERISTICS**

		Test Condition Value									
Symbol	Parameter	V <sub>CC</sub>		Т	T <sub>A</sub> = 25°C		-40 to 85°C		-55 to 125°C		Unit
		V <sub>CC</sub> (V)		Min.	Тур.	Max.	Min.	Max.	Min.	Max.	
C <sub>IN</sub>	Input Capacitance	5.0			5	10		10		10	pF
C <sub>PD</sub>	Power Dissipation Capacitance (note 1)	5.0			34						pF


<sup>1)</sup>  $C_{PD}$  is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation.  $I_{CC(opr)} = C_{PD} \times V_{CC} \times f_{IN} + I_{CC}/2$  (per FLIP/FLOP)

#### **TEST CIRCUIT**




 $C_L$  = 50pF or equivalent (includes jig and probe capacitance)  $R_T$  =  $Z_{OUT}$  of pulse generator (typically 50 $\Omega$ )


# WAVEFORM 1: nCK TO nQ,nQ PROPAGATION DELAY TIMES,nD TO nCK SETUP AND HOLD TIMES, nCK MINIMUM PULSE WIDTH, MAXIMUM nCK FREQUENCY (f=1MHz; 50% duty cycle)




WAVEFORM 2:nQ, nQ TO  $\overline{\text{CLR}}$ ,  $\overline{\text{PR}}$  PROPAGATION DELAY TIMES, MINIMUM PULSE WIDTH (nCLR and nPR) (f=1MHz; 50% duty cycle)



WAVEFORM 3: MINIMUM PULSE WIDTH (nCLR and nPR), MINIMUM REMOVAL TIME (nCLR and nPR TO nCK)(f=1MHz; 50% duty cycle)




# WAVEFORM 4 : MINIMUM PULSE WIDTH (nCLR, nPR , nCK) (f=1MHz; 50% duty cycle)




# **Plastic DIP-14 MECHANICAL DATA**

DIM		mm.		inch				
DIM.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.		
a1	0.51			0.020				
В	1.39		1.65	0.055		0.065		
b		0.5			0.020			
b1		0.25			0.010			
D			20			0.787		
E		8.5			0.335			
е		2.54			0.100			
e3		15.24			0.600			
F			7.1			0.280		
I			5.1			0.201		
L		3.3			0.130			
Z	1.27		2.54	0.050		0.100		




# **SO-14 MECHANICAL DATA**

DIM		mm.			inch	
DIM.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
Α			1.75			0.068
a1	0.1		0.2	0.003		0.007
a2			1.65			0.064
b	0.35		0.46	0.013		0.018
b1	0.19		0.25	0.007		0.010
С		0.5			0.019	
c1			45°	(typ.)	•	
D	8.55		8.75	0.336		0.344
E	5.8		6.2	0.228		0.244
е		1.27			0.050	
еЗ		7.62			0.300	
F	3.8		4.0	0.149		0.157
G	4.6		5.3	0.181		0.208
L	0.5		1.27	0.019		0.050
М			0.68			0.026
S			8° (ı	max.)		



# **TSSOP14 MECHANICAL DATA**

DIM.		mm.			inch	
DIIVI.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
А			1.2			0.047
A1	0.05		0.15	0.002	0.004	0.006
A2	0.8	1	1.05	0.031	0.039	0.041
b	0.19		0.30	0.007		0.012
С	0.09		0.20	0.004		0.0089
D	4.9	5	5.1	0.193	0.197	0.201
E	6.2	6.4	6.6	0.244	0.252	0.260
E1	4.3	4.4	4.48	0.169	0.173	0.176
е		0.65 BSC			0.0256 BSC	
K	0°		8°	0°		8°
L	0.45	0.60	0.75	0.018	0.024	0.030



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2001 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom © http://www.st.com

