Document Title

32Kx8 bit Low Power CMOS Static RAM

Revision History

Revision No	<u>History</u>	<u>Draft Data</u>	<u>Remark</u>
0.0	Advance information	February 12, 1993	Design target
0.1	Initial draft	November 2, 1993	Preliminary
1.0	Finalize	September 24, 1994	Final
2.0	Revise - Add 45ns part with 30pF test load	August 12, 1995	Final
3.0	Revise - Change specification format and merge : Commercial, Extended, Industrial product in same datasheets.	April 15, 1996	Final
4.0	Revise - Change Speed bin Erase 45ns part from commercial product and 100ns from extended and industrial product Production change Erase Low power product from TSOP package	December 19, 1997	Final

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and product. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.



32Kx8 bit Low Power CMOS Static RAM

FEATURES

• Process Technology : Poly Load

• Organization: 32Kx8

• Power Supply Voltage : 4.5~5.5V

• Low Data Retention Voltage : 2V(Min)

• Three state output and TTL Compatible

• Package Type: 28-DIP-600B, 28-SOP-450,

28-TSOP1 -0813.4F/R


GENERAL DESCRIPTION

The KM62256C families are fabricated by SAMSUNG's advanced CMOS process technology. The families support various operating temperature ranges and have various package types for user flexibility of system design. The families also support low data retention voltage for battery backup operation with low data retention current.

PRODUCT FAMILY


				Power Di			
Product Family	Operating Temperature	Vcc Range	Speed	Standby (ISB1, Max)	Operating (Icc2)	PKG Type	
KM62256CL	Commercial (0~70°C)		55/70ns	100μΑ		28-DIP, 28-SOP 28-TSOP1 R/F	
KM62256CL-L	Goninicidal (0-70 O)	4.5 to 5.5V	33/10113	20μΑ	- 70mA		
KM62256CLE	Extended (-25~85°C)		4.5 to 5.5V 70ns	100μΑ		28-SOP	
KM62256CLE-L	Extended (*25*-05 0)			50μΑ		28-TSOP1 R/F	
KM62256CLI	Industrial (-40~85°C)		70ns	100μΑ		28-SOP	
KM62256CLI-L	1110u3tilai (-40~85 C)			50μΑ		28-TSOP1 R/F	

PIN DESCRIPTION



NameName	Function
WE	Write Enable Input
CS	Chip Select Input
ŌĒ	Output Enable Input
A0~A14	Address Inputs
I/O1~I/O8	Data Inputs/Outputs
Vcc	Power
Vss	Ground

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



PRODUCT LIST

	emperature Product 0~70°C)		nperature Products 5~85°C)	Industrial Temperature Products (-40~85°C)		
Part Name	Function	Part Name	Function	Part Name	Function	
KM62256CLTG-5L KM62256CLTG-7L KM62256CLRG-5L	28-DIP, 55ns, L-pwr 28-DIP, 55ns, LL-pwr 28-DIP, 70ns, L-pwr 28-DIP, 70ns, LL-pwr 28-SOP, 55ns, LL-pwr 28-SOP, 55ns, LL-pwr 28-SOP, 70ns, LL-pwr 28-TSOP F, 55ns, LL-pwr 28-TSOP F, 55ns, LL-pwr 28-TSOP R, 55ns, LL-pwr 28-TSOP R, 55ns, LL-pwr 28-TSOP R, 70ns, LL-pwr		28-SOP, 70ns, L-pwr 28-SOP, 70ns, LL-pwr 28-TSOP F, 70ns, LL-pwr 28-TSOP R, 70ns, LL-pwr	KM62256CLGI-7 KM62256CLGI-7L KM62256CLTGI-7L KM62256CLRGI-7L	28-SOP, 70ns, L-pwr 28-SOP, 70ns, LL-pwr 28-TSOP F, 70ns, LL-pwr 28-TSOP R, 70ns, LL-pwr	

Note: LL means Low Low standby current.

FUNCTIONAL DESCRIPTION

cs	OE	WE	I/O Pin	Mode	Power
Н	X ¹⁾	X ¹⁾	High-Z	Deselected	Standby
L	Н	Н	High-Z	Output Disabled	Active
L	L	Н	Dout	Read	Active
L	X ¹⁾	L	Din	Write	Active

^{1.} X means don't care

ABSOLUTE MAXIMUM RATINGS(1)

Item	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	VIN,VOUT	-0.5 to Vcc+0.5	V	-
Voltage on Vcc supply relative to Vss	Vcc	-0.5 to 7.0	V	-
Power Dissipation	Pb	1.0	W	-
Storage temperature	Тѕтс	-65 to 150	°C	-
		0 to 70	°C	KM62256CL
Operating Temperature	TA	-25 to 85	°C	KM62256CLE
		-40 to 85	°C	KM62256CLI
Soldering temperature and time	TSOLDER	260°C, 10sec(Lead Only)	-	-

^{1.} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



RECOMMENDED DC OPERATING CONDITIONS(1)

ltem	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input high voltage	VIH	2.2	-	Vcc+0.5V ²⁾	V
Input low voltage	VIL	-0.5 ³⁾	-	0.8	V

Note

 Commercial Product: T_A=0 to 70°C, unless otherwise specified Extended Product: T_A=-25 to 85°C, unless otherwise specified Industrial Product: T_A=-40 to 85°C, unless otherwise specified

2. Overshoot : Vcc+3.0V in case of pulse width≤30ns 3. Undershoot : -3.0V in case of pulse width≤30ns

4. Overshoot and undershoot are sampled, not 100% tested

CAPACITANCE¹⁾ (f=1MHz, Ta=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	6	pF
Input/Output capacitance	Сю	Vio=0V	-	8	pF

^{1.} Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS

Ite	m	Symbol	Test Conditions		Min	Тур	Max	Unit
Input leakage cur	rent	lu	VIN=Vss to Vcc		-1	-	1	μΑ
Output leakage co	urrent	llo	CS=VIH or WE=VIL, VIO=Vss to V	'cc	-1	-	1	μΑ
Operating power	supply current	Icc	IIO=0mA, CS=VIL, VIN=VIH or VIL		-	7	15 ¹⁾	mA
Average operating current		ICC1	<u>Cy</u> cle time=1µs, 100% duty, Iio=0mA CS≤0.2V, Vin≤0.2V, Vin≥Vcc -0.2V		-	-	72)	mA
		ICC2	Cycle time=Min,100% duty, Iio=0mA, CS=ViL, ViN=ViH or ViL		-	-	70	mA
Output low voltag	tput low voltage VoL loL=2.1mA			-	-	0.4	V	
Output high voltage	ge	Voн	IOH=-1.0mA		2.4	-	-	V
Standby Current(TTL)	Isb	СS=VIH, Other inputs=VIH or VIL			-	1 ³⁾	mA
	KM62256CL KM62256CL-L			Low Power Low Low Power	-	2	100 20	μΑ
Standby Current (CMOS)	KM62256CLE KM62256CLE-L	ISB1	CS≥Vcc-0.2V, Other inputs=0~Vcc	Low Power Low Low Power	-	-	100 50	μА
	KM62256CLI KM62256CLI-L			Low Power Low Low Power	-	-	100 50	μА


- 1. 20mA for Extended and Industrial Products
- 2. 10mA for Extended and Industrial Products
- 3. 2mA for Extended and Industrial Products



AC OPERATING CONDITIONS

TEST CONDITIONS (Test Load and Test Input/Output Reference)

Input pulse level: 0.8 to 2.4V
Input rising and falling time: 5ns
Input and output reference voltage: 1.5V
Output load (See right):CL=100pF+1TTL



1. Including scope and jig capacitance

AC CHARACTERISTICS (Vcc=4.5~5.5V, KM62256C Family:TA=0 to 70°C, KM62256CE Family:TA=-25 to 85°C, KM62256CI Family:TA=-40 to 85°C)

	Parameter List		5	5ns	70ns		Units
			Min	Max	Min	Max	-
	Read cycle time	trc	55	-	70	-	ns
	Address access time	taa	-	55	-	70	ns
	Chip select to output	tco	-	55	-	70	ns
	Output enable to valid output	toE	-	25	-	35	ns
Read	Chip select to low-Z output	tLZ	10	-	10	-	ns
	Output enable to low-Z output	toLz	5	-	5	-	ns
	Chip disable to high-Z output	tHZ	0	20	0	30	ns
	Output disable to high-Z output	tonz	0	20	0	30	ns
	Output hold from address change	toн	5	-	5	-	ns
	Write cycle time	twc	55	-	70	-	ns
	Chip select to end of write	tcw	45	-	60	-	ns
	Address set-up time	tas	0	-	0	-	ns
	Address valid to end of write	taw	45	-	60	-	ns
Write	Write pulse width	twp	40	-	50	-	ns
vviite	Write recovery time	twr	0	-	0	-	ns
	Write to output high-Z	twnz	0	20	0	25	ns
	Data to write time overlap	tow	25	-	30	-	ns
	Data hold from write time	tDH	0	-	0	-	ns
	End write to output low-Z	tow	5	-	5	-	ns


DATA RETENTION CHARACTERISTICS

Item Symbol		Test Condition		Min	Тур	Max	Unit	
Vcc for data retention	VDR		CS≥Vcc-0.2V	2.0	-	5.5	V	
	KM62256CL KM62256CL-L			L-Ver LL-Ver	-	1 0.5	50 10	
Data retention current	KM62256 KM62256	KM62256CLE KM62256CLE-L	Vcc=3.0V CS≥Vcc-0.2V	L-Ver LL-Ver	-	-	50 25	μА
		KM62256CLI KM62256CLI-L		L-Ver LL-Ver	-	-	50 25	
Data retention set-up time	tsdr		See data retention waveform		0	-	-	ms
Recovery time	trdr				5	-	-	1113




TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VIH)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES (READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.



TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) (CS Controlled)



NOTES (WRITE CYCLE)

- 1. A write occurs during the overlap of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}$. A write begins at the latest transition among $\overline{\text{CS}}$ going Low and $\overline{\text{WE}}$ going low: A write end at the earliest transition among $\overline{\text{CS}}$ going high and $\overline{\text{WE}}$ going high, two is measured from the begining of write to the end of write.
- 2. tcw is measured from the $\overline{\text{CS}}$ going low to end of write.
- $3.\ \mbox{tAS}$ is measured from the address valid to the beginning of write.
- 4. twn is measured from the end of write to the address change. twn applied in case a write ends as $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.


DATA RETENTION WAVE FORM







PACKAGE DIMENSIONS


Units: millimeter(inch)








28 PIN PLASTIC SMALL OUTLINE PACKAGE(450mil)




PACKAGE DIMENSIONS

Units: millimeter(inch)

28 PIN THIN SMALL OUTLINE PACKAGE TYPE I (0813.4F)





28 PIN THIN SMALL OUTLINE PACKAGE TYPE I (0813.4R)

