

# A Program That Computes Optimal and Secure Physical Unclonable Function Implementations of Integrated Circuits

ANTHONY LOPEZ, University of California – San Diego  
Miodrag Potkonjak, University of California – Los Angeles



Contact Information


## Introduction

The International Chamber of Commerce estimated the cost due to counterfeit and piracy in 2008 to be 777 billion dollars every year.<sup>1</sup>

Physical Unclonable Functions (PUFs) promise cheap, efficient, and secure protection against integrated circuit (IC) counterfeiting.<sup>2,3</sup>

However, complexity and overhead in terms of speed and area exist in PUF implementations.

This project aims to create a program that computes and evaluates a theoretically minimal PUF implementation for a given integrated circuit.



A Finished Version of an Integrated Circuit

## Background


Process Variation (PV) as a result of the imperfections of the manufacturing process in the physical level characteristics (such as effective transistor channel length and transistor threshold voltage) significantly affect delays and power in gates.<sup>4</sup>

Physical Unclonable Function (PUF)<sup>5</sup> is a function that must be:

1. Fast
2. Unpredictable
3. Tamper resistant

An Arbitrator PUF uses a function based on the delay differences as a result of random PV to map challenges to responses.<sup>6</sup>

A PUF Implementation is a solution to an integrated circuit which performs like the original circuit but with a different design.




A directed acyclic Boolean network<sup>7</sup> is a graph with no cycles where each node represents a logic gate and each incoming edge represents an input.

## Approach and Related Material


We relate the problem at hand to minimizing the **critical** (longest) path and number of gates of a PUF Implementation. We therefore adapt an algorithm called HeteroMap.

HeteroMap<sup>3</sup> is an algorithm that creates minimal delay and area mapping for a Look-Up Table (LUT) Implementation of a directed acyclic Boolean network.

A K-Input Look-Up Table (K-LUT) can perform the function of any K or less than K-variable Boolean function. We treat a Look-Up Table similar to an arbitrator PUF for this reason.



## Techniques and Flow Logic



## Experiments

- We computed different function-to-PUF mappings by providing HeteroMap – PUF version with different values for K that the implementation could use.
- A delay of a K-PUF is calculated as  $(K - \text{minK}) \cdot 26$ . For our purposes we consider minK to be 6.
- We compute the number of PUFs used for each test run first by using minK = 6 and maxK = circuit input size and then by using minK = 6 and maxK = approx. Num of inputs/2.
- The results of the PUF and energy modules in the last two columns demonstrate the final size and power dissipation of each graph.

ISCAS 85 Circuit	Critical Path Delay	Hetero Map Parameters: MinK - MaxK	Circuit Size (Nodes)	PUF Implementation Size (PPUFs)	PUF Implementation Size (Inputs) (per PUF Module, Energy/Logic)	Final PUF Implementation Size (Inputs) (per PUF Module, Energy/Logic)	Power Dissipation (in watts) (of one PUF Implementation)
C17	1.00	5-11	11	2	8	12	4.059E+10 <sup>-6</sup>
C499	4.00	5-11	202	64	784	795	7.4804E+10 <sup>-6</sup>
C880	7.50	5-11	383	105	592	655	5.8530E+10 <sup>-6</sup>
C1355	4.00	5-11	546	64	1128	795	7.4804E+10 <sup>-6</sup>
C6288	18.00	5-11	2461	356	6137	7277	7.2362E+10 <sup>-6</sup>
C17	1.00	5-5	11	2	8	12	4.059E+10 <sup>-6</sup>
C499	4.00	5-20	202	64	784	795	7.4804E+10 <sup>-6</sup>
C880	7.50	5-30	383	105	592	655	5.8530E+10 <sup>-6</sup>
C1355	4.00	5-20	546	64	1128	795	7.4804E+10 <sup>-6</sup>
C6288	17.50	5-14	2461	301	8481	29050	2.9022E+10 <sup>-6</sup>

Table demonstrates the impact of using the range of K on the final PUF implementation size.

## Preliminary Results and Discussion

- The resulting energy values indicate that circuit is protected against energy reading side channel attacks.
- Using HeteroMap minimizes critical path in final PUF Implementation circuit.
- Total PUF Implementation size to original circuit size ratio is still large.
- For large minK and maxK values, the PUF Module and Energy Module programs will not be able to handle computing large pre-logic functions.

## Future Work

- To improve pre-logic minimization for each individual PUF.
- To expand the PUF Module and Energy Modules by using many variations for a single circuit.
- To optimize the program in terms of lines of code and speed.
- To test results of this project to hardware and determining if the product is successful.

## Summary

- Successfully converts a given digital logic circuit into a single variation of an almost minimal PUF implementation circuit protected from energy reading attacks.
- Future work will focus on the PUF and Energy Modules and the physical simulation of this program by using a Field Programmable Gate Array.

## References

1. Chondra D. (2011) Impacts of counterfeiting and piracy to reach US\$1.7 billion by 2015.
2. Monroy, S., Nair, A., Schumacher, P. A Comparative Analysis of Delay Based PUF Implementations on FPGA. IACR ePrint 2009/209 (submitted December 19, 2009).
3. C. Jason and K. Song, "Delay-Optimal Technology Mapping for FPGAs with Heterogeneous LUTs," in Proc. 38th ACM/IEEE Design Automation Conference, 1998.
4. B. Gassend, "Silicon Physical Random Functions," ACM, 2002.
5. Sheng Wei, Farhad Koushanfar, Miodrag Potkonjak, Integrated circuit digital rights management techniques using physical word characterization. Digital Rights Management Workshop 2011: 3-14.

## Acknowledgements

Christopher Murphy, Analia Castaneda, Devin Horton, Kim Tran

