# A Program That Computes Optimal and Secure Physical Unclonable Function Implementations of Integrated Circuits

**ANTHONY LOPEZ**, University of California – San Diego Miodrag Potkonjak, University of California – Los Angeles

#### Introduction

The international Chamber of Commerce estimated the cost due to counterfeit and piracy in 2008 to be 777 billion dollars every year.1

Physical Unolonable Functions (PUFs) promise cheap, efficient, and secure protection against integrated circuit (IC) counterfeiting.<sup>2, 3</sup>

However, complexity and overhead in terms of speed and area exist in PUF implementations.

This project aims to create a program that computes and evaluates a theoretically minimal PUF implementation for a given integrated circuit.



A Finished Version of an Integrated Circuit

# Background


Process Variation (PV) as a result of the imperfectness of the manufacturing process in the physical level characteristics (such as effective transistor channel length and transistor threshold voltage) significantly affect delays and power in outer. §

- Physical Unclonable Function(PUF)<sup>4</sup> is a function that must be:
- Fast
- Unpredictable
   Tamper resistant
- An Arbiter PUF uses a function based on the delay differences as a result of random

PV to map challenges to responses.<sup>4</sup>

A PUF implementation is a solution to an integrated circuit which performs like the original circuit but with a different design.





A directed acyclic Boolean network<sup>1</sup> is a graph with no cycles where each node represents a logic gate and each incoming edge represents an input.

## Approach and Related Material


We relate the problem at hand to minimizing the oritical (longest) path and number of gates of a PUF implementation. We therefore adapt an an algorithm called HeteroMap.

HeferoMap<sup>3</sup> is an algorithm that creates minimal delay and area mapping for a Look-Up Table(LUT) implementation of a directed acyclic Boolean network.

A K-Look-Up Table (K-LUT) can perform the function of any K (or less than K)—variable Boolean function. We treat a Look-Up Table similar to an arbiter PUF for this reason.



#### Techniques and Flow Logic



## Experiments

- We computed different function-to-PUF mappings by providing HeteroMap PUF version with different values for K that the implementation could use.
- A delay of a K-PUF is calculated as (K-mink)-26. For our purposes we consider mink; to be 6.
   We compute the number of PUFs used for each test run first by using mink = 6 and
- maxK = circuit input size and then by using mink = 6 and maxK = approx. Num of inputs/2.

  The results of the PUF and energy modules in the last two columns demonstrate.
- The results of the PUF and energy modules in the last two columns demonstrate the final size and power discipation of each graph.
   PUF implementations of Benchmark Circuits

ISOAS Oritical Herero Final PUF Power Dissipation Delay Params: (#gates) MinK -Size (SPUPs) Size (figates) (post-PUFModule Energyffodule) 4.05981\*10\*8 C17 1.00 5-11 4.00 5-11 795 7.45094\*10\*\* 5.85386\*10\*\* C880 7.50 5-11 592 655 C1355 4.00 5-11 795 7.4509421019 1128 7.23826\*10\*\* C8288 18.00 5-11 6137 7277 1.00 5-5 4.0508151019 12 C499 4.00 5-20 7.45094\*10\*\* C880 7.50 5-30 383 105 592 655 5.85386\*1018 C1355 4.00 5-20 1128 795 C8288 17.50 5-14 2.90227\*10\*1

> Table demonstrates the impact of using the range of K on the final PUF implementation size.

## Preliminary Results and Discussion

- The resulting energy values indicate that circuit is protected against energy reading side channel attacks.
- Using HeferoMap minimizes oritical path in final PUF implementation circuit.
- . Total PUF implementation size to original circuit size ratio is still large
- For large minK and maxK values, the PUF Module and Energy Module programs will not be able to handle computing large pre-logic functions.

#### Future Work

- . To improve pre-logic minimization for each individual PUF
- To expand the PUF Module and Energy Modules by using many variations for a single circuit.
- . To optimize the program in terms of lines of gode and speed
- To test results of this project to hardware and determining if the product is successful.

## Summary

- Successfully converts a given digital logic circuit into a single variation of an almost minimal PUF implementation circuit protected from energy reading attacks.
- Future work will focus on the PUF and Energy Modules and the physical simulation of this program by using a Field Programmable Gate Array.

#### References

Chardonnal D (2011) Impacts of counterfeiting and piracy to reach US\$1.7 trillion by 2015.
 Zimcrazy, S., Mati, A., Schaumort, P.: A Comparative Analysis of Dalay Based
 PUF Imprementations on FPGA. IACR e-Print trib (2009) systemited December 19, 2009.
 Jisson and X. Songjia. Dalay-Optimal Technology Mapping for FPGAs.
 With Heteroconcess UTX. In Proc. 38th ACMERE Design Accuration Conference, 1998.

with Heterogeneous LUTs. In Proc. 35th ACM/IEEE Design Automation Conference, 1998.

4.B. Gassend, "Silicon Physical Random Functions," ACM, 2002.

5.Sheep Wei, Endour Mouthanfar, Moditon Rethonair: Interpreted classist digital digital digits.

 Sheng Wei, Farinaz Koushanfar, Modrag Potkonjak: Integrated circuit digital rights management techniques using physical level characterization. Digital Rights Management Workshop 2011: 3-14.

#### Acknowledgements

Christopher Murphy, Amalia Castaneda, Devin Horton, Kim Tran

