```
ASSEMBLY LANGUAGE DEFINITION FILE FOR FPGA-CPU
TITLE
WORD
                                 ; 24 || 16 || 8 bits
         72
WIDTH
LINES
         50
: INSTRUCTION OPCODE LABELS - 1-Bit prefix + 1-Hex opcode
                    B#0
LL:
             EQU
                                 ; prefix 0 (for all commands except Rd = Ra * Rb)
             EQU
                   B#1
                                 ; prefix 1 (for Rd = Ra * Rb)
LH:
LSTOP:
             EQU
                   4H#F
                                 ; jump to 0
LJORG:
             EQU
                    4H#0
LJZ:
             EQU
                    4H#1
                                 ; jump to A if Rd == 0
LJMP:
             EQU
                   4H#2
LMOVR:
             EQU
                   4H#3
                                 ; Rd = Ra
                   4H#4
LADD:
             EQU
LSUB:
                   4H#5
             EQU
             EQU
                   4H#6
LOR:
LAND:
             EQU
                   4H#7
LLWR:
             EQU
                   4H#8
                                 ; Rd = RAM(Ra.Rb)
LSWR:
             EQU
                   4H#9
                                 ; RAM(Ra.Rb) = Rd
LLWI:
             EQU
                   4H#A
                                 ; Rd = RAM(A)
LSWI:
             EQU
                   4H#B
                                 ; RAM(A) = Rd
LIN:
             EQU
                   4H#C
             EQU
                   4H#D
LOUT:
LMOVI:
             EQU
                    4H#E
                                 : Rd = DI
LMUL:
             EQU
                   4H#E
                                 ; Rd = Ra * Rb
************************************
: INSTRUCTION FIELDS DEFINITIONS
                                 ; destination register
Rd:
                    3VB#000
             SUB
             SUB
                   3VB#000
                                 ; first source register
Ra:
             SUB
                   3VB#000
Rb:
                                 ; second source register
                   8VH#00; 8-bit immediate
             SUB
DI8:
             SUB
                   8VH#00; 8-bit address
A8:
             SUB
                    16VH#0000
                               ; 16-bit address
A16:
             EQU
                   B#0
                                 ; const 0
Z1:
                                 ; const 000
Z3:
             EQU
                   B#000
Z4:
             EQU
                   4H#0
                                 : const 0000
.*********************
: DATA PSEUDO OPS
DB:
             DEF
                   8VH#00; 8-BIT DATA DIRECTIVE
; ASSEMBLY LANGUAGE INSTRUCTIONS
STOP:
                                                     ; STOP
                   LL,LSTOP,
             DEF
                                 Z3
                   LL,LJORG,
                                 Z3
JORG:
             DEF
                                                     ; jump to 0
                   LL,LJZ, Rd,A8
                                               ; jump to A[7:0] if Rd == 0
JZ:
             DEF
             DEF
JMP:
                   LL,LJMP,
                                 Z3,A8
                                                     ; jump to A[7:0]
                                                     ; Rd = Ra
MOVR:
             DEF
                   LL,LMOVR,
                                 Rd,Z1,Ra,Z4
                                                                         move register
ADDA:
             DEF
                   LL,LADD,
                                 Rd,Z1,Ra,Z1,Rb
                                                     Rd = Ra + Rb
                                 Rd,Z1,Ra,Z1,Rb
SUBA:
             DEF
                   LL,LSUB,
                                                     ; Rd = Ra - Rb
                                                                         cannot be 'SUB' due to keyword
OR:
                    LL,LOR,
                                 Rd,Z1,Ra,Z1,Rb
                                                     ; Rd = Ra # Rb
             DEF
AND:
             DEF
                    LL,LAND,
                                 Rd,Z1,Ra,Z1,Rb
                                                     ; Rd = Ra & Rb
LWR:
             DEF
                    LL,LLWR,
                                 Rd,Z1,Ra,Z1,Rb
                                                     ; Rd = RAM(Ra.Rb)
                                                                         load word register addressing
SWR:
             DEF
                    LL,LSWR,
                                 Rd,Z1,Ra,Z1,Rb
                                                     ; RAM(Ra.Rb) = Rd
                                                                         store word register addressing
LWI:
             DEF
                    LL,LLWI,
                                 Rd,A16
                                                     ; Rd = RAM(A[15:0])
                                                                         load word immediate addressing
SWI:
             DEF
                   LL,LSWI,
                                 Rd,A16
                                                     ; RAM(A[15:0]) = Rd
                                                                        store word immediate addressing
             DEF
                                 Rd,A8
                                                     ; Rd = INP(A[7:0])
                                                                         read from IO
IN:
                   LL,LIN,
OUT:
             DEF
                   LL,LOUT,
                                 Rd,A8
                                                     ; OUT(A[7:0]) = Rd
                                                                         write to IO
                                                     ; Rd = DI
MOVI:
             DEF
                   LL,LMOVI,
                                 Rd,DI8
                                                                         move immediate
                                                     ; Rd = Ra * Rb
```

Rd,Z1,Ra,Z1,Rb

MUL:

DEF

LH,LMUL,

; CPU's REGISTERS CODES DEFINITION R0: EQU B#000 EQU R1: B#001 EQU R2: B#010 EQU R3: B#011 EQU EQU R4: B#100 R5: B#101 R6: EQU B#110 R7: EQU B#111

END