# Dokumentacja etapu II

Projekt z przedmiotu PUCY - zadanie 11L-14D

# 1. Zadanie w etapie II.

Zrealizowaliśmy, za pomocą języka VHDL, program udostępniający funkcjonalność mikrokontrolera. Wykorzystaliśmy układy wejścia wyjścia opisane za pomocą języka AHDL w pierwszym etapie (*LPT\_OUT* i *PS2\_IN*). Na nasz projekt mikrokontrolera składają się dodatkowo takie moduły jak:

- CPU moduł procesora.
- RAM moduł pamięci RAM.
- ROM moduł pamięci ROM.
- MUL moduł mnożący.
- Microcontroller moduł łączący powyższe składniki.

# 2. Opis realizacji modułów.

## 2.1. CPU

Moduł procesora został zaprojektowany za pomocą dwóch automatów. Do zadań automatu AUT\_CPU należy:

- Pobieranie rozkazów z szyny w stanach AUT\_CPU\_FETCH i AUT\_CPU\_FETCH2.
- Dekodowanie pobranych kodów rozkazów według pięciu najstarszych bitów rejestru rozkazu REG\_CMD.
- Pobieranie odpowiedniej ilości bajtów rozkazu (spis rozkazów w tabeli 1 "lista rozkazów")
  i inkrementowanie licznika rozkazów w stanach AUT\_CPU\_CMD, AUT\_CPU\_CMD1,
  AUT\_CPU\_CMD2, AUT\_CPU\_CMD3, AUT\_CPU\_CMD4, AUT\_CPU\_CMD5,
  AUT\_CPU\_CMD6.
- Wykonanie, lub skok do stanów, w których wykonanie instrukcji zostanie kontynuowane w stanie AUT\_CPU\_EXE.
- Wykonywanie instrukcji I/O w stanach AUT\_CPU\_IN1, AUT\_CPU\_IN2, AUT\_CPU\_IN3, AUT\_CPU\_OUT1, AUT\_CPU\_OUT2.
- Wykonanie instrukcji zapisu do pamięci RAM w stanach AUT\_CPU\_RAM\_WR1, AUT\_CPU\_RAM\_WR2, AUT\_CPU\_RAM\_WR3 i AUT\_CPU\_RAM\_WR4.
- Wykonanie instrukcji odczytu z pamięci RAM w stanach AUT\_CPU\_RAM\_RD1, AUT CPU RAM RD2, AUT CPU RAM RD3, AUT CPU RAM RD4.
- Wykorzystanie modułu mnożącego w stanie AUT\_CPU\_MUL.

Do zadań automatu AUT BUS należy:

- Uruchamianie komunikacji z szyną systemu na życzenie automatu AUT\_CPU za pomocą sygnału SIG\_BUS\_START ustawionego na "1".
- Wysterowanie sygnałów szyny MREQ, IORQ, RD i WR w zależności od cyklu jakiego żąda automat AUT\_CPU.
- Wstrzymywanie pracy systemu w oczekiwaniu na zakończenie współpracy z modułami I/O za pomocą czytanego sygnału SIG\_WAIT. Automat AUT\_CPU wstrzymywany jest za

pomocą sygnału SIG\_BUS\_STOP ustawionego na "0".

Dodatkowo moduł CPU wyposażony jest w dwa moduły lpm\_ram\_dp implementujące funkcjonalność rejestrów uniwersalnych. Są to moduły adresowane za pomocą 3 bitów, o szerokości słowa 8-bit i mieszczące 8 słów tej szerokości. W wewnętrznej implementacji zastosowano 3 rejestry: REG\_A, REG\_B, oraz REG\_ACC (akumulator), do którego wpisywane są wyniki. Uwagę należy zwrócić na komendę [09] Rd=>RAM(RaoRb), gdzie taki zestaw rejestrów jest zbyt mały i zastosowano dodatkowe 2 rejestery REG\_A2 i REG\_B2 do zapamiętania wartości potrzebnej do budowy adresu w pamięci RAM (przepisanie wartości jest dokonywane w stanie AUT\_CPU\_CMD4).

Ostatecznie moduł CPU podłączony jest do trójstanowej szyny danych za pomocą elementu e0 typu lpm\_bustri. Moduł mnożący MUL został podłączony jako element mul0.

#### 2.2. RAM

Blok pamięci RAM został ograniczony do 1024B ze względu na ilość dostępnych EAB. Przestrzeń adresowa zaczyna się od adresu 0x1000 i kończy na adresie 0x1399 (4096..5119). Moduł RAM został utworzony za pomocą elementu lpm\_ram\_dq o szerokości słowa 8-bit, 10 bitowym adresowaniu i 1024 słowach. Na wejście adresowe i wejście danych elementu lpm\_ram\_dq podawane są wartości z zatrzasków LA i LD, które zatrzaskują dane z szyny adresowej i danych. Wyjście modułu RAM podane jest na element realizujący szynę trójstanową lpm\_bustri.

#### 2.3. **ROM**

Zaprojektowano blok pamięci ROM o rozmiarze 90B i przestrzeni adresowej od 0x0000 do 0x0059 (0..89). Czas ustalenia się danych przy odczycie to 25ns, natomiast czas wyjścia z D po cofnięciu MREQ i RD został ustalony na 20ns. Ze względu na fakt, iż T(CPU) = 1/f = 50ns co jest zdecydowanie większe niż 25ns, ROM nie wystawia sygnału WT. Moduł ROM adresowany jest za pomocą 7 bitów.

Dodatkowo w pamięci ROM umieszczamy za pomocą właściwości LPM\_FILE elementu lpm\_rom kod programu maszynowego w postaci pliku ".mif" utworzonego za pomocą programu WinTim (kod programu użytego przy testowaniu opisany jest na listingu "program testowy").

### 2.3.1 Program

Program dla mikrokontrolera został napisany przy użyciu programu WinTim. Dzięki wykorzystaniu jego możliwości, udało się zarówno stworzyć zestaw komend pozwalających na pisanie programu dla mikrokontrolera w assemblerze, jak i sformułować ich definicje w sposób przejrzysty.

Jedyny problem jaki się pojawił to zmienna długość komendy mikrokontrolera. Nie udało się skłonić WinTima do pracy z długością komendy 8 lub 16 lub 24 bity, okazało się że jedyną możliwością jest ustawienie długości słowa (WORD) na 24, a następnie ręczne edytowanie adresów w wynikowym pliku .mif, aby zgadzały się z długościami komend.

Kroki potrzebne do przerobienia oryginalnego mif'a aby współpracował z Quartusem:

- ustawienie width=8 i depth = 90
- zmiana adresów kolejnych komend w zależności od długości poprzednich
- zmiana adresów etykiet (dla skoków)
- zmiana wartości, którą nadpisywana jest reszta pamięci z 00 na STOP (0x78)

#### 2.4. MUL

Zgodnie z treścią zadania zrealizowaliśmy moduł mnożący metodą podstawową. Automat AUT\_CPU steruje modułem mnożącym wpisując dane do rejestrów REG\_A i REG\_B. Uruchomienie modułu następuje poprzez wysterowanie sygnału MUL\_GO na stan "0". AUT\_CPU czeka w stanie AUT\_CPU\_MUL na stan niski sygnału MUL\_READY. Diagramy związane z

modułem mnożącym znajdują się na listingu 2 "Moduł mnożący".

#### 2.5. Microcontroller

Jest to układ łączący wszystkie składniki systemu w całość ( schemat poglądowy systemu widoczny jest na schemacie 3 "architektura systemu"). Do jego zadań należą:

- Propagacja sygnału WAIT (WT) między układami (zwłaszcza z zewnętrznych układów I/O).
- Propagacja sygnału RESET do wszystkich układów z przełącznika SW3B.
- Zatrzaskiwanie stanu linii danych przy każdej operacji I/O i MEM ( wykrywanie błędów).
- Wyświetlanie na diodach kolejnych bajtów wczytywanych za pomocą klawiatury.
- Podłączenie układów LPT\_OUT, PS2\_IN, CPU, RAM i ROM do szyny systemowej.

# 3. Spis rysunków i tabel.

- Tabela 1 Prezentacja listy rozkazów akceptowanej przez procesor.
- Diagram 2 Diagram stanów automatu mnożącego metodą podstawową.
- Diagram 3 Architektura systemu.
- Listing 4 Listing programu testowego cpu\_asm\_test.mif.
- Listing 5 Kod programu testowego.
- Listing 6 Definicje etykiet rozkazów programu (WinTim).
- Symulacja 7 Poglądowy fragment symulacji.
- Listing 8 i wyżej Kod poszczególnych modułów.

Tabela 1 - Lista rozkazów

Ilość bajtów rozkazu	Rozkaz	Kod	Opis
1	[00] JMP 0	"00000"	
1	[0F] STOP	"01111"	
2	[01] JMP Rd=0,A	"00001"	Jeśli Rd = 0 skok pod adres A
2	[02] JMP A	"00010"	
2	[03] Rd<=Ra	"00011"	
2	[04] Rd<=Ra+Rb	"00100"	
2	[05] Rd<=Ra-Rb	"00101"	
2	[06] Rd<=Ra#Rb	"00110"	
2	[07] Rd<=Ra&Rb	"00111"	
2	[08] Rd<=RAM(RaoRb)	"01000"	
2	[09] Rd=>RAM(RaoRb)	"01001"	
3	[0A] Rd <= RAM(A)	"01010"	
3	[0B] Rd => RAM(A)	"01011"	
2	$[0C]$ $Rd \le INP(A)$	"01100"	Wejście z klawiatury
2	[0D] Rd => OUT(A)	"01101"	Wyjście na drukarkę
2	[0E] Rd<=DI	"01110"	
2	[1E] Rd<=Ra op Rb	"11110"	op = mnożenie metodą podstawową

Diagram 2 - moduł mnożący (metoda podstawowa)





Diagram 3 - architektura systemu



cpu\_asm\_test.mif 27 maja 2011 22:33

```
-- FPGA-CPU TEST PROGRAM
-- Altera Instruction Memory Initialization File
Depth = 90;
Width = 8;
Address_radix = HEX;
Data_radix = HEX;
Content
Begin
-- Use NOPS for default instruction memory values
   [40..59]: 78; -- STOP
-- Place MIPS Instructions here
-- Note: memory addresses are in words and not bytes
-- i.e. next location is +1 and not +4
-- TEST program for microcontroller
              -- START: MOVI R0, H#01 ; constant '1'
   00: 70 01;
   02: 61 50;
                --
                      IN R1, H#50
                                    ; command code: 0=arithmetics, 1=SWR(Ra,Rb,Rd),
   2=LWR&OUT(Ra,Rb)
   04: 09 1E;
                       JZ R1, ARITH
               --
   06: 29 10;
                       SUBA R1, R1, R0 ; R1 := R1 - 1
   08: 09 13; --
                       JZ R1, SAVE
   OA: 60 50; -- LOADP: IN RO, H#50 ; Ra
   OC: 61 50; --
                       IN R1, H#50
                                     ; Rb
                       LWR R2, R0, R1 ; R2 = RAM(R0.R1)
   OE: 42 01; --
   10: 6A 10; --
                       OUT R2, H#10 ; print R2
   12: 00; --
                   JORG
                -- SAVE:
   13: 60 50;
                         IN RO, H#50
   15: 61 50; --
                      IN R1, H#50
   17: 62 50; --
                       IN R2, H#50
                                      ; RAM(R0.R1) = R2
   19: 4A 01; --
                       SWR R2, R0, R1
   1B: 6A 10;
                       OUT R2, H#10
                                    ; print R2
   1D: 00; -- JORG
   1E: 60 50; -- ARITH: IN RO, H#50
   20: 61 50;
                       IN R1, H#50
   22: 22 01;
                       ADDA R2, R0, R1
                      OUT R2, H#10
   24: 6A 10;
                --
   26: 2A 01;
                       SUBA R2, R0, R1
   28: 6A 10;
                      OUT R2, H#10
              --
   2A: 3A 01; --
                     AND R2, R0, R1
   2C: 6A 10;
                      OUT R2, H#10
   2E: 32 01;
               --
                      OR R2, R0, R1
                       OUT R2, H#10
   30: 6A 10;
   32: 5A 00 10; -- SWI R2, H#0010
                                     ; RAM(0x1000) <= R2
   35: F2 01;
                       MUL R2, R0, R1
   37: 6A 10;
                --
                       OUT R2, H#10
   39: 52 00 10; -- LWI R2, H#0010 ; R2 <= RAM(0x1000)
   3C: 6A 10;
                       OUT R2, H#10
                --
   3E: 10 00; --
                       JMP H#00
```

End;

```
LINES
                                               ; program length
        50
LIST
        F, B, W
                                               ; parameters for .LST
FORM
        11111B1111B1111B11111B11111111 ; format for .LST binary code output (5-3-4-4-8)
.*********
; MACROS
.
.*************************
.*********
: CONSTANTS
.*********
; PROGRAM AREA
        ORG H#00
START: MOVI R0, H#01
                         ; constant '1'
                          ; command code: 0=arithmetics, 1=SWR(Ra,Rb,Rd), 2=LWR&OUT(Ra,Rb)
        IN R1, H#50
        JZ R1, ARITH
        SUBA R1, R1, R0 ; R1 := R1 - 1
        JZ R1, SAVE
LOADP: IN R0, H#50
                         ; Ra
                          ; Rb
        IN R1, H#50
        LWR R2, R0, R1 ; R2 = RAM(R0.R1)
OUT R2, H#10 ; print R2
        JORG
SAVE:
        IN R0, H#50
        IN R1, H#50
        IN R2, H#50
                          ; RAM(R0.R1) = R2
        SWR R2, R0, R1
        OUT R2, H#10
                         ; print R2
        JORG
ARITH:
       IN R0, H#50
        IN R1, H#50
        ADDA R2, R0, R1
        OUT R2, H#10
        SUBA R2, R0, R1
        OUT R2, H#10
        AND R2, R0, R1
        OUT R2, H#10
        OR R2, R0, R1
        OUT R2, H#10
        SWI R2, H#0010
                          ; RAM(0x1000) \le R2
        MUL R2, R0, R1
        OUT R2, H#10
        LWI R2, H#0010
                          ; R2 \le RAM(0x1000)
        OUT R2, H#10
        JMP H#00
.*********
; DATA FOR TEST PROGRAM
```

FPGA-CPU TEST PROGRAM

TITLE

**END** 

```
ASSEMBLY LANGUAGE DEFINITION FILE FOR FPGA-CPU
TITLE
WORD
                                 ; 24 || 16 || 8 bits
         72
WIDTH
LINES
         50
: INSTRUCTION OPCODE LABELS - 1-Bit prefix + 1-Hex opcode
                    B#0
LL:
             EQU
                                 ; prefix 0 (for all commands except Rd = Ra * Rb)
             EQU
                   B#1
                                 ; prefix 1 (for Rd = Ra * Rb)
LH:
LSTOP:
             EQU
                   4H#F
                                 ; jump to 0
LJORG:
             EQU
                    4H#0
LJZ:
             EQU
                    4H#1
                                 ; jump to A if Rd == 0
LJMP:
             EQU
                   4H#2
LMOVR:
             EQU
                   4H#3
                                 ; Rd = Ra
                   4H#4
LADD:
             EQU
LSUB:
                   4H#5
             EQU
             EQU
                   4H#6
LOR:
LAND:
             EQU
                   4H#7
LLWR:
             EQU
                   4H#8
                                 ; Rd = RAM(Ra.Rb)
LSWR:
             EQU
                   4H#9
                                 ; RAM(Ra.Rb) = Rd
LLWI:
             EQU
                   4H#A
                                 ; Rd = RAM(A)
LSWI:
             EQU
                   4H#B
                                 ; RAM(A) = Rd
LIN:
             EQU
                   4H#C
             EQU
                   4H#D
LOUT:
LMOVI:
             EQU
                    4H#E
                                 : Rd = DI
LMUL:
             EQU
                   4H#E
                                 ; Rd = Ra * Rb
************************************
: INSTRUCTION FIELDS DEFINITIONS
                                 ; destination register
Rd:
                    3VB#000
             SUB
             SUB
                   3VB#000
                                 ; first source register
Ra:
             SUB
                   3VB#000
Rb:
                                 ; second source register
                   8VH#00; 8-bit immediate
             SUB
DI8:
             SUB
                   8VH#00; 8-bit address
A8:
             SUB
                    16VH#0000
                               ; 16-bit address
A16:
             EQU
                   B#0
                                 ; const 0
Z1:
                                 ; const 000
Z3:
             EQU
                   B#000
Z4:
             EQU
                   4H#0
                                 : const 0000
.*********************
: DATA PSEUDO OPS
DB:
             DEF
                   8VH#00; 8-BIT DATA DIRECTIVE
; ASSEMBLY LANGUAGE INSTRUCTIONS
STOP:
                                                     ; STOP
                   LL,LSTOP,
             DEF
                                 Z3
                   LL,LJORG,
                                 Z3
JORG:
             DEF
                                                     ; jump to 0
                   LL,LJZ, Rd,A8
                                               ; jump to A[7:0] if Rd == 0
JZ:
             DEF
             DEF
JMP:
                   LL,LJMP,
                                 Z3,A8
                                                     ; jump to A[7:0]
                                                     ; Rd = Ra
MOVR:
             DEF
                   LL,LMOVR,
                                 Rd,Z1,Ra,Z4
                                                                         move register
ADDA:
             DEF
                   LL,LADD,
                                 Rd,Z1,Ra,Z1,Rb
                                                     Rd = Ra + Rb
                                 Rd,Z1,Ra,Z1,Rb
SUBA:
             DEF
                   LL,LSUB,
                                                     ; Rd = Ra - Rb
                                                                         cannot be 'SUB' due to keyword
OR:
                    LL,LOR,
                                 Rd,Z1,Ra,Z1,Rb
                                                     ; Rd = Ra # Rb
             DEF
AND:
             DEF
                    LL,LAND,
                                 Rd,Z1,Ra,Z1,Rb
                                                     ; Rd = Ra & Rb
LWR:
             DEF
                    LL,LLWR,
                                 Rd,Z1,Ra,Z1,Rb
                                                     ; Rd = RAM(Ra.Rb)
                                                                         load word register addressing
SWR:
             DEF
                    LL,LSWR,
                                 Rd,Z1,Ra,Z1,Rb
                                                     ; RAM(Ra.Rb) = Rd
                                                                         store word register addressing
LWI:
             DEF
                    LL,LLWI,
                                 Rd,A16
                                                     ; Rd = RAM(A[15:0])
                                                                         load word immediate addressing
SWI:
             DEF
                   LL,LSWI,
                                 Rd,A16
                                                     ; RAM(A[15:0]) = Rd
                                                                        store word immediate addressing
             DEF
                                 Rd,A8
                                                     ; Rd = INP(A[7:0])
                                                                         read from IO
IN:
                   LL,LIN,
OUT:
             DEF
                   LL,LOUT,
                                 Rd,A8
                                                     ; OUT(A[7:0]) = Rd
                                                                         write to IO
                                                     ; Rd = DI
MOVI:
             DEF
                   LL,LMOVI,
                                 Rd,DI8
                                                                         move immediate
                                                     ; Rd = Ra * Rb
```

Rd,Z1,Ra,Z1,Rb


MUL:

**DEF** 

LH,LMUL,

#### ; CPU's REGISTERS CODES DEFINITION R0: EQU B#000 EQU R1: B#001 EQU R2: B#010 EQU R3: B#011 EQU EQU R4: B#100 R5: B#101 R6: EQU B#110 R7: EQU B#111

END



```
-- Mikrokontroler
 1
    library ieee;
    use ieee.std logic 1164.all;
    use ieee.std logic arith.all;
    library lpm;
    use lpm.lpm components.all;
    library altera;
    use altera altera primitives components.all;
10
11
     entity Microcontroller is
12
        generic (
13
                    ext io addr : natural := 4609 -- pierwszy adres zewn. IO
14
        );
15
                    GEN
                            : in std logic;
        port (
16
17
                     -- wyjscie na szyne zewnetrzna (:TODO: przypisanie pinow)
18
                    V A
                            : out std logic vector(15 downto 0);
19
                    VI D
                            : inout std logic vector(7 downto 0);
20
                    V MRO, V IORO, V RD, V WR : out std logic;
21
                    V WT : in std logic;
22
                    V WTO : out std logic;
                                                                -- wyjscie WT
2.3
24
                     -- sygnaly WE / WY
25
                            : out std logic vector(7 downto 0); -- diody gorny rzad
                    LΑ
26
                    LВ
                            : out std logic vector(7 downto 0); -- diody dolny rzad
                            : out std logic vector(7 downto 0); -- port danych do LPT (SV1)
27
                    P 1
28
                    P 2
                            : in std logic vector(7 downto 0); -- port stanu z LPT (SV2)
29
                    P 3
                            : out std logic vector(7 downto 0); -- port sterowania do LPT (SV3)
30
                    P 4
                            : in std logic vector(7 downto 0); -- port wejsciowy z PS/2 (SV4)
                     --P 5
                                : out std logic vector(7 downto 0); -- port SV5 (nieuzywany)
31
32
                    --P 7
                                : out std logic vector(7 downto 0); -- port SV7 (nieuzywany)
33
                                : in std logic;
                                                             -- przelacznik SW1B, nieuzywany
                    --SW1B
34
                    --SW2B
                                : in std logic;
                                                              -- przelacznik SW2B, nieuzywany
35
                    SW3B : in std logic;
                                                                -- przelacznik RESET: GND=>RES
36
37
                    DX REG ACC EN : out std logic;
                                                                                    -- Accumulator wr. en.
```

```
38
                                            out std logic vector (2 downto 0);
                    DX ADDR REG A
39
                    DX ADDR REG B
                                            out std logic vector (2 downto 0);
40
                    DX ADDR REG ACC
                                            out std logic vector (2 downto 0);
41
                    DX REG A
                                            out std logic vector (7 downto 0)
42
43
                                                out std logic vector (4 downto 0);
                    --DX AUT CPU
                                            :
                                                out std logic vector (15 downto 0)
44
                    --DX REGADDRn
45
                                            : out std logic vector (15 downto 0)
                    --DX REG ADDRESS
46
                    );
47
48
    end entity Microcontroller;
49
50
    architecture arch Microcontroller of Microcontroller is
51
52
         -- sygnaly szyny wewnetrznei
53
        signal B A
                            : std logic vector(15 downto 0);
54
                            : std_logic_vector(7 downto 0);
        signal B D
55
        signal B MRO, B IORO, B RD, B WR, B WT : std logic;
56
        signal RESET
                           : std logic;
57
58
        signal WAIT CPU
                            : std logic;
59
60
         -- sygnal z PS2 sygnalizujący ilosc wczytanych kodow
        signal PS2 KEYNUM : std logic vector(7 downto 0);
61
62
63
         -- sygnal z LPT sygnalizujacy gotowosc drukarki
        signal LPT READY : std logic;
64
65
66
         -- sygnal zezwalajacy na wejscie sygnalu V WT z zewnatrz
67
        signal EXTERN IO SEL: std logic;
68
         -- zatrzasniety stan szyny danych z ostatniej operacji
69
70
        signal D LATCH
                           : std logic vector (7 downto 0);
71
72
        signal DX DATA
                            : std_logic_vector (7 downto 0);
73
74
        component CPU is
```

Page 2 of 6 Revision: Microcontroller

-- Register A address

-- Register B address

-- Accumulator address

```
75
              port (
 76
                  GEN
                                  in std logic;
                                                                           -- Clock
 77
                  RESET
                                  in std logic;
                                                                           -- Reset
 78
                  ADDR
                                  out std logic vector (15 downto 0);
                                                                           -- Address bus
 79
                  DATA
                                  inout std logic vector (7 downto 0);
                                                                           -- Data bus
                  MREO
                                  out std logic;
 80
                                                                           -- Memory request
                                  out std logic;
 81
                  IORO
                                                                           -- I/O request
                                  out std logic;
 82
                  WR
                                                                           -- Write enable
 83
                  RD
                                  out std logic;
                                                                           -- Read enable
                                  inout std logic;
 84
                  WТ
                                                                           -- Wait bus
 85
                  WAIT CPU
                                  out std logic;
                                                                           -- Wait cpu
                                      :
                                          out std logic;
                                                                                   -- Accumulator wr. en.
 86
                  D REG ACC EN
 87
                  D ADDR REG A
                                          out std logic vector (2 downto 0);
                                                                                   -- Register A address
                                                                                   -- Register B address
 88
                  D ADDR REG B
                                          out std logic vector (2 downto 0);
 89
                  D ADDR REG ACC
                                          out std logic vector (2 downto 0);
                                                                                   -- Accumulator address
                                          out std logic vector (7 downto 0)
 90
                  D REG A
 91
                                      out std logic vector (7 downto 0)
                  --D DATA
 92
                  --D REGADDRn
                                          : out std logic vector (15 downto 0)
 93
                  );
 94
          end component CPU;
 95
 96
          component ROM is
 97
              port ( A : in std logic vector (15 downto 0);
 98
                      D : inout std logic vector (7 downto 0);
 99
                  MRO, RD : in std logic );
100
          end component ROM;
101
102
          component RAM is
103
                         : in std logic vector (15 downto 0);
              port ( A
104
                         : inout std logic vector (7 downto 0);
105
              MRO, RD, WR : in std logic );
106
          end component RAM;
107
108
          component LPT OUT is
109
              port ( GEN : in std logic;
                      RESET: in std logic;
110
111
                      A : in std logic vector (7 downto 0);
```

Page 3 of 6 Revision: Microcontroller

```
D : in std logic vector (7 downto 0);
112
113
                      IORO: in std logic;
114
                      WR : in std logic;
115
                      WT : out std logic;
116
                      -- sygnal powiadamiajacy o gotowości drukarki, aktywny '1'
117
                      PRN READY : out std logic;
118
                      -- sygnaly do komunikacji z laczem LPT
119
                      LCTRL
                                  : out std logic vector (7 downto 0); -- SV2: nSI,nI,nAF,nS do LPT
120
                      LSTAT
                                  : in std logic vector (7 downto 0); -- SV3: BS.PE.nF.S z LPT
                                  : out std logic vector (7 downto 0) -- SV5: dane do LPT
121
                      LDATASYN
122
                  );
123
          end component LPT OUT;
124
125
          component PS2 IN is
126
              port ( GEN
                              : in std logic; -- 20MHz clock
127
                              : in std logic; -- Reset signal from uC
                      RESET
128
                      -- Bus
129
                      ADDR
                              : in std logic vector (7 downto 0); -- Address bus
130
                              : out std logic vector (7 downto 0); -- Data bus
                      DATA
131
                      WT
                              : out std logic;
                                                                  -- Wait signal
132
                      IORO
                              : in std logic;
                                                                  -- I/O request signal
133
                      RD
                              : in std logic;
                                                                  -- Read signal
134
                      -- PS/2 debug
135
                      PS2 DEBUG PORT: out std logic vector (7 downto 0); -- Output port for debugging
136
                      -- PS/2 connection port
137
                      PDATA IN: in std logic vector (7 downto 0) -- PS/2 bus input port
138
                  );
139
          end component PS2 IN;
140
141
          begin
142
              -- przepisanie stanu wewnetrznej szyny kontrolera na wyjscie
143
              V IORO <= B IORO;
              V MRQ <= B_MRQ;</pre>
144
145
              V RD <= B RD;
146
              V WR <= B WR;
147
              V_A <= B_A;
148
```

```
149
              -- sygnal resetujacy z przelacznika 3
150
              RESET
                           <= SW3B;
151
152
              -- sygnalizacja na diodach
153
              L A(7 downto 2) <= (others => '0');
154
              L A(1 downto 0) <= PS2 KEYNUM(7 downto 6);
              L B(7 downto 3) <= (others => '0');
155
156
              L B(2 downto 0) <= PS2 KEYNUM(2 downto 0);
157
158
          -- zatrzasniecie stanu linii danych przy kazdej operacji IO / MEM (debug)
159
          dl: process (VI D, B MRQ, B IORQ, D LATCH) is
160
              begin
161
                  if ((B MRO = '0') OR (B IORO = '0')) then
162
                      D LATCH(7 downto 0) <= VI D(7 downto 0);</pre>
163
                  else
164
                      D LATCH(7 downto 0) <= D LATCH(7 downto 0);</pre>
165
                  end if;
166
              end process;
167
168
          -- wybranie wejscia WT z zewnetrznego IO
169
          extern_io: process (B_IORQ, B_A) is
170
              begin
171
                  if ((B IORQ = '0') AND (unsigned(B A) >= ext io addr)) then
172
                      EXTERN IO SEL <= '1';
173
                  else
174
                      EXTERN IO SEL <= '0';
175
                  end if;
176
              end process;
177
178
          -- wpuszczenie zewnetrznego sygnalu WAIT na szyne przy wyborze urzadzenia IO
179
          t1: TRI port map (V_WT, EXTERN_IO_SEL, B_WT);
180
181
          -- przepisanie wewnetrznego sygnalu WAIT na wyjscie
182
          V WTO <= B WT;
183
184
          e9: CPU port map (GEN, RESET, B_A, VI_D, B_MRQ, B_IORQ, B_WR, B_RD, B_WT, WAIT_CPU, DX_REG_ACC_EN,
      DX ADDR REG A,DX ADDR REG B,DX ADDR REG ACC,DX REG A);
```

e3: PS2\_IN port map (GEN, RESET, B\_A(7 downto 0), VI\_D, B\_WT, B\_IORQ, B\_RD, PS2\_KEYNUM, P\_4);

192

193

194

end architecture arch\_Microcontroller;

Page 6 of 6 Revision: Microcontroller

```
library ieee;
     use ieee.std logic 1164.all;
     use ieee.std logic arith.all;
     library lpm;
 5
     use lpm.lpm components.all;
     library altera;
     use altera.altera primitives components.all;
 8
 9
     entity CPU is
10
         port (
11
                 GEN
                                 in std logic;
                                                                           -- Clock
12
                                  in std logic;
                                                                           -- Reset
                 RESET
13
                 ADDR
                                  out std logic vector (15 downto 0);
                                                                           -- Address bus
14
                 DATA
                                  inout std logic vector (7 downto 0);
                                                                           -- Data bus
                                  out std logic;
15
                                                                           -- Memory request
                 MREO
16
                                  out std logic;
                                                                           -- I/O request
                 IORO
17
                                  out std logic;
                                                                           -- Write enable
                 WR
                                  out std logic;
18
                 RD
                                                                           -- Read enable
19
                 WТ
                                  in std logic;
                                                                           -- Wait bus
20
                 WAIT CPU
                                  out std logic;
                                                                           -- Wait cpu
21
22
                 -- debug
2.3
                 D REG ACC EN
                                          out std logic;
                                                                                   -- Accumulator wr. en.
24
                 D ADDR REG A
                                          out std logic vector (2 downto 0);
                                                                                   -- Register A address
25
                                          out std logic vector (2 downto 0);
                                                                                   -- Register B address
                 D ADDR REG B
26
                 D ADDR REG ACC
                                          out std logic vector (2 downto 0);
                                                                                   -- Accumulator address
27
                                          out std logic vector (7 downto 0);
                 D REG A
28
29
                                          out std logic vector (7 downto 0);
                 D DATA
                                          out std_logic_vector (15 downto 0);
30
                 D REGADDRn
31
                                          out std logic vector (15 downto 0);
                 D REG ADDRESS
32
                                          out std logic vector (4 downto 0);
                 D AUT CPU
33
                                          out std logic vector (2 downto 0);
                 D AUT BUS
34
                                          out std logic vector (15 downto 0)
                 D PC
35
36
                                          out std logic_vector (15 downto 0);
                 --D REG PC
                                          out std logic vector (15 downto 0);
37
                 --D REG PCn
```

```
38
                                          out std logic vector (15 downto 0);
                 --D REG PCx
39
                 --D REG CMD
                                          out std logic vector (23 downto 0);
40
                 --D REG CMDn
                                              out std logic vector (23 downto 0)
41
             );
42
     end entity CPU;
43
44
     architecture CPU module of CPU is
45
         -- Signals
46
         signal SIG DATA
                                      std logic vector (7 downto 0);
                                                                           -- Tri-state data output
47
         signal SIG IS IO
                                      std logic;
                                                                           -- Is I/O request
48
         signal SIG IS WR
                                      std logic;
                                                                           -- Is write
                                      std logic;
                                                                           -- Tri-state wait output
49
         signal SIG WAIT
50
         signal SIG BUS START
                                      std logic;
                                                                           -- Start bus communication
51
         signal SIG BUS STOP
                                      std logic;
                                                                           -- Stop bus communication
52
         -- System registers
53
         signal REG ADDRESS
                                      std logic vector (15 downto 0);
                                                                           -- Current PC address
54
         signal REG PC
                                      std logic vector (15 downto 0);
                                                                           -- Program counter
55
         signal REG PCn
                                      std logic vector (15 downto 0);
                                                                           -- Next program counter
         signal REG PCx
                                      std logic vector (15 downto 0);
                                                                           -- Intermediate PC
56
57
         signal REG CMD
                                      std logic vector (23 downto 0);
                                                                           -- Current command
58
         signal REG_CMDn
                                      std logic vector (23 downto 0);
                                                                           -- Next current command
59
         -- Bus
60
         signal REG ADDR
                                      std logic vector (15 downto 0);
                                                                           -- Bus address
61
         signal REG ADDRn
                                      std logic vector (15 downto 0);
                                                                           -- Next bus address
62
         signal REG DATA
                                      std logic vector (7 downto 0);
                                                                           -- Bus data
63
         signal REG DATAn
                                      std logic vector (7 downto 0);
                                                                           -- Next bus data
64
         signal SIG MREQ
                                      std logic;
                                                                           -- Bus memory request
65
         signal SIG MREOn
                                      std logic;
                                                                           -- Next bus mem. req.
66
         signal SIG IORQ
                                      std logic;
                                                                           -- Bus I/O request
67
         signal SIG IORQn
                                      std logic;
                                                                           -- Next bus I/O req.
         signal SIG RD
                                                                           -- Bus read enable
68
                                      std logic;
69
         signal SIG RDn
                                      std logic;
                                                                           -- Next bus read en.
                                                                           -- Bus write enable
70
         signal SIG WR
                                      std logic;
                                                                           -- Next bus write en.
71
                                      std logic;
         signal SIG WRn
72
         signal SIG DOUT
                                      std logic;
                                                                           -- Enables DATA output to bus
73
         signal SIG DOUTn
                                      std logic;
```

74

-- State machines

```
Date: May 31, 2011
   75
            -- Main CPU state machine (instruction fetch etc.)
   76
            signal AUT CPU
                                        std logic vector (4 downto 0);
   77
            signal AUT CPUn
                                        std logic vector (4 downto 0);
   78
            ---- AUT CPU states
   79
            constant AUT CPU FETCH
                                                 std logic vector (4 downto 0) := "00000";
   80
                                                 std logic vector (4 downto 0) := "00001";
            constant AUT CPU CMD
                                                 std logic vector (4 downto 0) := "00010";
   81
            constant AUT CPU CMD1
                                                 std logic vector (4 downto 0) := "00011";
   82
            constant AUT CPU CMD2
   83
            constant AUT CPU CMD3
                                                 std logic vector (4 downto 0) := "00100";
                                                 std logic vector (4 downto 0) := "00101";
   84
            constant AUT CPU CMD4
   85
            constant AUT CPU CMD5
                                                 std logic vector (4 downto 0) := "00110";
                                                 std logic vector (4 downto 0) := "00111";
   86
            constant AUT CPU CMD6
   87
            constant AUT CPU EXE
                                                 std logic vector (4 downto 0) := "01000";
                                                 std logic vector (4 downto 0) := "01001";
   88
            constant AUT CPU RAM WR1
                                             :
   89
            constant AUT CPU RAM WR2
                                            :
                                                 std logic vector (4 downto 0) := "01010";
   90
   91
                                                 std logic vector (4 downto 0) := "11000";
            constant AUT CPU RAM WR3
                                                 std logic vector (4 downto 0) := "11001";
   92
            constant AUT CPU RAM WR4
                                            :
   93
   94
            constant AUT CPU OUT1
                                            :
                                                 std logic vector (4 downto 0) := "01100";
   95
            constant AUT CPU OUT2
                                            :
                                                 std logic vector (4 downto 0) := "01101";
   96
   97
            constant AUT CPU IN1
                                                 std logic vector (4 downto 0) := "01111";
   98
            constant AUT CPU IN2
                                            :
                                                 std logic vector (4 downto 0) := "10000";
   99
                                                 std logic vector (4 downto 0) := "10001";
            constant AUT CPU IN3
                                            :
  100
  101
                                                 std logic vector (4 downto 0) := "10011";
            constant AUT CPU RAM RD1
  102
            constant AUT CPU RAM RD2
                                            :
                                                 std logic vector (4 downto 0) := "10100";
  103
                                                 std logic vector (4 downto 0) := "10101";
            constant AUT CPU MUL
  104
                                                 std_logic_vector (4 downto 0) := "11010";
  105
            constant AUT CPU RAM RD3
                                                 std logic vector (4 downto 0) := "11011";
  106
            constant AUT CPU RAM RD4
  107
  108
            constant AUT CPU FETCH2
                                                 std logic vector (4 downto 0) := "11111";
  109
```

-- Bus communication state machine ( mreg, iorg, rd, wr etc. )

110

111

signal AUT BUS

Page 3 of 23 Revision: Microcontroller

Project: Microcontroller

std logic vector (2 downto 0);

CPU vhd

```
std logic vector (2 downto 0);
112
          signal AUT BUSn
113
          ---- AUT BUS states
114
          constant AUT BUS START
                                           std logic vector (2 downto 0) := "000";
115
          constant AUT BUS CYCLE1
                                           std logic vector (2 downto 0) := "001";
116
          constant AUT BUS CYCLE2
                                           std logic vector (2 downto 0) := "010";
117
                                           std logic vector (2 downto 0) := "011";
          constant AUT BUS STOP
118
          constant AUT BUS WAIT
                                           std logic vector (2 downto 0) := "100";
119
          constant AUT BUS WAIT2
                                           std logic vector (2 downto 0) := "101";
120
          constant AUT BUS WAIT3
                                           std logic vector (2 downto 0) := "110";
          -- Universal registers
121
122
          signal REG ACC EN
                                       std logic;
                                                                            -- Accumulator wr. en.
123
          signal REG ACC ENn
                                       std logic;
124
          signal ADDR REG A
                                       std logic vector (2 downto 0);
                                                                            -- Register A address
125
          signal ADDR REG B
                                       std logic vector (2 downto 0);
                                                                            -- Register B address
126
          signal ADDR REG ACC
                                       std logic vector (2 downto 0);
                                                                            -- Accumulator address
127
          signal REG A
                                       std logic vector (7 downto 0);
                                                                            -- Register A
128
                                       std logic vector (7 downto 0);
                                                                            -- Register B
          signal REG B
129
          signal REG ACC
                                       std logic vector (7 downto 0);
                                                                            -- Accumulator Register
130
          signal REG ACCn
                                       std logic vector (7 downto 0);
                                                                            -- Accumulator Register
131
          signal REG ACCx
                                       std logic vector (7 downto 0);
                                                                            -- Accumulator Req. inter.
132
          signal MUL RES
                                       std_logic_vector (7 downto 0);
                                                                            -- Multiplication result
133
          signal MUL GO
                                       std logic;
                                                                            -- 0 => starts MUL operation
134
          signal MUL READY
                                       std logic;
                                                                            -- 0 => MUL result readv
135
          -- RegA o RegB
136
          signal REG A2
                                       std logic vector (7 downto 0);
                                                                            -- Register A2
137
          signal REG B2
                                       std logic vector (7 downto 0);
                                                                            -- Register B2
138
139
          component MUL is
140
              port (
141
                           : in std logic;
                  GEN
142
                  RESET
                           : in std logic;
143
                           : in std logic vector (7 downto 0);
                  Α
144
                           : in std logic vector (7 downto 0);
145
                  RESULT : out std logic vector (7 downto 0); -- wynik mnozenia
146
                  GO
                           : in std logic;
                                               -- uruchamia MUL, aktywne LOW
147
                          : out std logic
                                               -- czy wynik gotowy? (LOW)
                  READY
148
              );
```

Page 4 of 23 Revision: Microcontroller

```
CPU.vhd
Date: May 31, 2011
  149
             end component MUL;
  150
  151
             begin
  152
  153
             AUT_CPU_PROC:
  154
                  process (
  155
                               AUT_CPU,
  156
                               SIG BUS STOP,
                               REG_DATA,
  157
  158
                               REG_CMD,
  159
                               REG PC,
  160
                               REG PCx,
  161
                               SIG_DATA,
  162
                               REG_A,
  163
                               REG_B,
  164
                               REG A2,
  165
                               REG_B2,
  166
                               REG_ACCx,
  167
                               REG ACC,
  168
                               ADDR_REG_ACC,
  169
                               MUL_READY,
  170
                               MUL_RES
  171
  172
  173
  174
                           ) is
  175
  176
                           begin
  177
                               REG DATAn<=REG DATA;</pre>
                               REG_CMDn<=REG_CMD;</pre>
  178
  179
                               REG_PCn<=REG_PC;</pre>
  180
                               REG_ACC_ENn<='0';</pre>
  181
                               REG ACCn<=REG ACC;
  182
  183
                               REG_ADDRESS<=REG_PC;</pre>
  184
  185
                               ADDR_REG_ACC <= REG_CMD(18 downto 16);</pre>
```

Page 5 of 23 Revision: Microcontroller

```
CPU.vhd
Date: May 31, 2011
  186
                              ADDR REG A <= REG CMD(14 downto 12);
  187
                              ADDR REG B <= REG CMD(10 downto 8);
  188
  189
  190
                              SIG BUS START<='0';
  191
                              SIG_IS_IO<='0';
  192
                              SIG IS WR<='0';
  193
                              REG PCx<=unsigned(REG PC)+1;</pre>
  194
  195
                              MUL GO <= '1';
  196
  197
                              case AUT CPU is
  198
                                  when AUT_CPU_FETCH =>
  199
  200
                                      --SIG BUS START<='1';
  201
                                      --REG CMDn<=(others => '0');
  202
  203
                                      AUT CPUn<=AUT CPU FETCH2;
  204
  205
                                  when AUT CPU FETCH2 =>
  206
  207
                                      SIG BUS START<='1';
                                      --REG CMDn<=(others => '0');
  208
  209
  210
                                      AUT CPUn<=AUT CPU CMD;
  211
  212
                                  when AUT CPU CMD =>
  213
                                      REG_CMDn(23 downto 16)<=SIG_DATA;</pre>
  214
  215
                                      if SIG BUS STOP='0'then
  216
                                          AUT_CPUn<=AUT_CPU_CMD;
  217
                                      else
  218
                                          AUT CPUn <= AUT CPU CMD1;
  219
                                      end if;
  220
  221
                                  when AUT_CPU_CMD1 =>
  222
                                      REG PCn<=std logic vector(REG PCx);</pre>
```

Page 6 of 23 Revision: Microcontroller

```
CPU.vhd
Date: May 31, 2011
  223
  224
                                      -- Rozkazy 1-bajtowe
  225
                                      if (REG CMD(23 downto 19)="00000") or
  226
                                          (REG CMD(23 downto 19)="01111") then
  227
                                          AUT CPUn<=AUT CPU EXE;
  228
                                      else
  229
                                          AUT CPUn<=AUT CPU CMD2;
  230
                                      end if;
  231
  232
                                  when AUT CPU CMD2 =>
  233
                                      AUT CPUn<=AUT CPU CMD3;
  234
  235
                                  -- Rozkazy 2-bajtowe
  236
                                  when AUT CPU CMD3 =>
  237
                                      SIG BUS START<='1';
                                      REG CMDn(15 downto 8)<=SIG DATA;</pre>
  238
  239
                                      if SIG_BUS_STOP='0' then
  240
                                          AUT CPUn<=AUT CPU CMD3;
  241
                                      else
  242
                                          AUT CPUn<=AUT CPU CMD4;
  243
                                      end if;
  244
  245
                                  when AUT CPU CMD4 =>
  246
                                      REG_PCn<=std_logic_vector(REG_PCx);</pre>
  247
  248
                                      -- Rozkazy 3-bajtowe
  249
                                      if (REG CMD(23 downto 19)="01010") or
  250
                                          (REG_CMD(23 downto 19)="01011") then
  251
                                          AUT CPUn<=AUT CPU CMD5;
  252
                                      else
  253
                                          REG_A2<=REG_A;</pre>
  254
                                          REG B2<=REG B;
  255
                                          AUT CPUn<=AUT CPU EXE;
  256
                                      end if;
  257
  258
                                  when AUT_CPU_CMD5 =>
  259
                                      AUT CPUn<=AUT CPU CMD6;
```

Page 7 of 23 Revision: Microcontroller

```
CPU.vhd
Date: May 31, 2011
  260
  261
                                  when AUT CPU CMD6 =>
  262
                                      SIG BUS START<='1';
  263
                                      REG CMDn(7 downto 0)<=SIG DATA;</pre>
  264
                                      if SIG BUS STOP='0' then
  265
                                          AUT CPUn<=AUT CPU CMD6;
  266
                                      else
  267
                                          REG PCn<=std logic vector(REG PCx);</pre>
  268
                                          AUT CPUn<=AUT CPU EXE;
  269
                                      end if;
  270
  271
                                  -- 1 byte: 00000,01111
                                  -- 2 byte: 00001,00010,00011,00100,00101,00110,00111,01000,01001
  272
                                             01100,01101,01110,11110
  273
  274
                                  -- 3 byte: 01010,01011
  275
                                  when AUT CPU EXE =>
  276
  277
  278
                                      -- [00] JMP 0 (1 byte)
  279
                                      if
                                              REG CMD(23 downto 19)="00000" then
  280
                                              REG PCn<=(others => '0');
  281
  282
                                              AUT CPUn<=AUT CPU FETCH;
  283
                                      -- [01] JMP Rd=0,A (2 byte)
  284
  285
                                      elsif
                                              REG CMD(23 downto 19)="00001" then
  286
                                              if signed(REG ACC) = 0 then
  287
                                                   REG PCn(15 downto 8)<="00000000";
  288
                                                   REG PCn(7 downto 0)<=REG CMD(15 downto 8);</pre>
  289
                                              end if:
  290
  291
                                              AUT_CPUn<=AUT_CPU_FETCH;
  292
  293
                                      -- [02] JMP A (2 byte)
                                              REG CMD(23 downto 19)="00010" then
  294
                                      elsif
  295
                                              REG_PCn(15 downto 8)<="00000000";</pre>
  296
                                              REG PCn(7 downto 0)<=REG CMD(15 downto 8);</pre>
```

Page 8 of 23 Revision: Microcontroller

Date: May 31, 2011		CPU.vhd
297 298		AUT CPUn<=AUT CPU FETCH;
299		AUI_CPUII\-AUI_CPU_FEICH/
300	[03]	Rd<=Ra (2 byte)
301	elsif	
302		<pre>REG_ACCn&lt;=REG_A;</pre>
303		REG_ACC_ENn<='1';
304		
305 306		AUT_CPUn<=AUT_CPU_FETCH;
306	[04]	Rd<=Ra+Rb (2 byte)
308	elsif	<del>-</del>
309	01011	<pre>REG_ACCx&lt;=signed(REG_A)+signed(REG_B);</pre>
310		<pre>REG_ACCn&lt;=std_logic_vector(REG_ACCx);</pre>
311		<pre>REG_ACC_ENn&lt;='1';</pre>
312		
313		AUT_CPUn<=AUT_CPU_FETCH;
314 315	[05]	Rd<=Ra-Rb (2 byte)
316	elsif	REG_CMD(23 downto 19)="00101" then
317	CIDII	REG_ACCx<=signed(REG_A)-signed(REG_B);
318		<pre>REG_ACCn&lt;=std_logic_vector(REG_ACCx);</pre>
319		REG_ACC_ENn<='1';
320		
321		AUT_CPUn<=AUT_CPU_FETCH;
322 323	[06]	Rd<=Ra#Rb (2 byte)
324	elsif	
325	CIBII	REG_ACCn<=REG_A or REG_B;
326		REG_ACC_ENn<='1';
327		
328		AUT_CPUn<=AUT_CPU_FETCH;
329		
330		Rd<=Ra&Rb (2 byte)
331 332	elsif	REG_CMD(23 downto 19)="00111" then REG_ACCn<=REG_A and REG_B;
332		REG_ACC_ENn<='1';
555		110_1100_11111 1

Page 9 of 23 Revision: Microcontroller

```
Date: May 31, 2011
                                                          CPU.vhd
  334
  335
                                              AUT CPUn<=AUT CPU FETCH;
  336
  337
                                      -- [08] Rd<=RAM(RaoRb) (2 byte)
  338
                                      elsif
                                              REG CMD(23 downto 19)="01000" then
  339
                                              REG ADDRESS(15 downto 8) <= REG A(7 downto 0);
  340
                                              REG ADDRESS(7 downto 0)<=REG B(7 downto 0);</pre>
  341
  342
  343
  344
                                              AUT CPUn<=AUT CPU RAM RD3;
  345
  346
                                      -- [09] Rd=>RAM(RaoRb) (2 byte)
                                              REG CMD(23 downto 19)="01001" then
  347
                                      elsif
  348
                                      -- bedzie problem, bo chcemy czytac naraz z trzech rejestrow
  349
                                      -- musimy spamietac na boku albo RaoRb albo Rd
  350
                                      -- Rozwiazane: dodatkowe rejestry REG A2 i REG B2
  351
                                              REG ADDRESS(15 downto 8)<=REG A2(7 downto 0);</pre>
  352
                                              REG ADDRESS(7 downto 0)<=REG B2(7 downto 0);</pre>
  353
  354
                                              ADDR_REG_A <= ADDR_REG_ACC; -- Rd becomes source
  355
  356
                                              AUT CPUn<=AUT CPU RAM WR3;
  357
  358
                                      -- [0A] Rd<=RAM(A) (3 byte)
  359
                                              REG CMD(23 downto 19)="01010" then
  360
                                              REG ADDRESS(15 downto 8) <= REG CMD(7 downto 0);</pre>
  361
                                              REG ADDRESS(7 downto 0)<=REG CMD(15 downto 8);</pre>
  362
  363
                                              AUT CPUn<=AUT CPU RAM RD1;
  364
  365
                                      -- [0B] Rd=>RAM(A) (3 byte)
  366
                                              REG CMD(23 downto 19)="01011" then
  367
                                              REG ADDRESS(15 downto 8) <= REG CMD(7 downto 0);</pre>
  368
                                              REG ADDRESS(7 downto 0)<=REG CMD(15 downto 8);</pre>
  369
                                               ADDR_REG_A <= ADDR_REG_ACC; -- Rd becomes source
  370
```

Page 10 of 23 Revision: Microcontroller

```
CPU.vhd
Date: May 31, 2011
  371
                                             AUT CPUn<=AUT CPU RAM WR1;
  372
  373
                                     -- [OC] Rd<=INP(A) (2 byte)
                                             REG CMD(23 downto 19)="01100" then
  374
                                     elsif
  375
                                             REG ADDRESS(7 downto 0) <= REG CMD(15 downto 8);
  376
  377
                                             AUT CPUn<=AUT CPU IN1;
  378
  379
                                     -- [0D] Rd=>OUT(A) (2 byte)
                                             REG CMD(23 downto 19)="01101" then
  380
                                     elsif
  381
                                              -- REG ADDRESS(15 downto 8) <= REG CMD(7 downto 0);
  382
                                             REG ADDRESS(7 downto 0)<=REG CMD(15 downto 8);</pre>
  383
                                             ADDR REG A <= ADDR REG ACC; -- Rd becomes source
  384
  385
                                             AUT CPUn<=AUT CPU OUT1;
  386
  387
                                     -- [0E] Rd<=DI (2 byte)
  388
                                     elsif
                                             REG CMD(23 downto 19)="01110" then
  389
                                             REG ACCn<=REG CMD(15 downto 8);</pre>
  390
                                             REG ACC ENn<='1';
  391
  392
                                             AUT CPUn<=AUT CPU FETCH;
  393
  394
                                     -- [OF] STOP (1 byte)
  395
                                             REG CMD(23 downto 19)="01111" then
                                     elsif
  396
  397
                                             AUT CPUn<=AUT CPU EXE;
  398
  399
                                     -- [1E] Rd<=Ra op Rb (2 byte) op == multiply
  400
                                     elsif
                                             REG CMD(23 downto 19)="11110" then
                                             MUL_GO <= '0'; -- start multiplication</pre>
  401
  402
                                             AUT CPUn<=AUT CPU MUL;
  403
  404
  405
                                     -- Command unknown
  406
                                     else
  407
                                         AUT CPUn<=AUT CPU FETCH;
```

Page 11 of 23 Revision: Microcontroller

```
Date: May 31, 2011
                                                           CPU.vhd
  408
                                      end if;
  409
  410
                                  when AUT CPU RAM WR1 =>
  411
                                      REG ADDRESS(15 downto 8) <= REG CMD(7 downto 0);</pre>
  412
                                      REG ADDRESS(7 downto 0)<=REG CMD(15 downto 8);</pre>
  413
                                      SIG_IS_WR<='1';
  414
  415
                                      ADDR REG A <= ADDR REG ACC;
  416
                                      REG DATAn<=REG A;
  417
  418
                                      SIG BUS START<='1';
  419
                                      AUT CPUn<=AUT CPU RAM WR2;
  420
  421
                                  when AUT CPU RAM WR2 =>
  422
                                      REG ADDRESS(15 downto 8) <= REG CMD(7 downto 0);</pre>
  423
                                      REG ADDRESS(7 downto 0)<=REG CMD(15 downto 8);</pre>
  424
                                      SIG_IS_WR<='1';
  425
  426
                                      ADDR REG A <= ADDR REG ACC;
  427
                                      REG DATAn<=REG A;
  428
                                      if SIG BUS_STOP='0' then
  429
                                           AUT_CPUn<=AUT_CPU_RAM_WR2;
  430
  431
                                      else
  432
                                           AUT CPUn<=AUT CPU FETCH;
  433
                                      end if;
  434
  435
                                  when AUT_CPU_RAM_WR3 =>
  436
                                      REG ADDRESS(15 downto 8) <= REG A2(7 downto 0);
  437
                                      REG ADDRESS(7 downto 0)<=REG B2(7 downto 0);</pre>
  438
                                      SIG_IS_WR<='1';
  439
  440
                                      ADDR REG A <= ADDR REG ACC;
  441
                                      REG DATAn<=REG A;
  442
  443
                                      SIG_BUS_START<='1';
  444
                                      AUT CPUn<=AUT CPU RAM WR4;
```

Page 12 of 23 Revision: Microcontroller

```
CPU.vhd
Date: May 31, 2011
  445
  446
                                  when AUT CPU RAM WR4 =>
  447
                                      REG ADDRESS(15 downto 8) <= REG A2(7 downto 0);
  448
                                      REG ADDRESS(7 downto 0)<=REG B2(7 downto 0);</pre>
  449
                                      SIG IS WR<='1';
  450
  451
                                      ADDR REG A <= ADDR REG ACC;
  452
                                      REG DATAn<=REG A;
  453
  454
                                      if SIG BUS STOP='0' then
  455
                                           AUT CPUn<=AUT CPU RAM WR4;
  456
                                      else
  457
                                           AUT CPUn<=AUT CPU FETCH;
  458
                                      end if;
  459
  460
  461
                                  when AUT_CPU_RAM_RD1 =>
                                      REG ADDRESS(15 downto 8) <= REG CMD(7 downto 0);</pre>
  462
  463
                                      REG ADDRESS(7 downto 0)<=REG CMD(15 downto 8);</pre>
  464
                                      SIG IS WR<='0';
  465
  466
                                      SIG BUS START<='1';
  467
                                      AUT CPUn<=AUT CPU RAM RD2;
  468
  469
                                  when AUT CPU RAM RD2 =>
  470
                                      REG ADDRESS(15 downto 8) <= REG CMD(7 downto 0);</pre>
  471
                                      REG ADDRESS(7 downto 0)<=REG CMD(15 downto 8);</pre>
  472
                                      SIG_IS_WR<='0';
                                      REG_DATAn<=SIG_DATA;</pre>
  473
  474
                                       --?
  475
                                      if SIG_BUS_STOP='0' then
  476
                                           AUT_CPUn<=AUT_CPU_RAM_RD2;
  477
                                      else
  478
                                           REG ACCn<=SIG DATA;
  479
                                           REG_ACC_ENn<='1'; -- now write data to Rd
  480
                                           AUT_CPUn<=AUT_CPU_FETCH;
  481
                                      end if;
```

Page 13 of 23 Revision: Microcontroller

```
Date: May 31, 2011
                                                          CPU.vhd
  482
  483
                                  when AUT CPU RAM RD3 =>
  484
                                      REG ADDRESS(15 downto 8) <= REG A(7 downto 0);
  485
                                      REG ADDRESS(7 downto 0)<=REG B(7 downto 0);</pre>
  486
                                      SIG IS WR<='0';
  487
  488
                                      SIG BUS START<='1';
  489
                                      AUT CPUn<=AUT CPU RAM RD4;
  490
  491
                                  when AUT CPU RAM RD4 =>
                                      REG ADDRESS(15 downto 8)<=REG A(7 downto 0);</pre>
  492
  493
                                      REG ADDRESS(7 downto 0)<=REG B(7 downto 0);</pre>
  494
                                      SIG IS WR<='0';
  495
                                      REG DATAn<=SIG DATA;
  496
                                      --?
  497
                                      if SIG BUS STOP='0' then
  498
                                           AUT_CPUn<=AUT_CPU_RAM_RD4;
  499
                                      else
  500
                                           REG ACCn<=SIG DATA;
  501
                                           REG_ACC_ENn<='1'; -- now write data to Rd</pre>
  502
                                           AUT_CPUn<=AUT_CPU_FETCH;
  503
                                      end if;
  504
  505
                                  when AUT CPU OUT1 =>
  506
                                      REG ADDRESS(7 downto 0)<=REG CMD(15 downto 8);</pre>
  507
                                      ADDR REG A <= ADDR REG ACC; -- Rd becomes source
  508
                                      SIG IS WR<='1';
  509
                                      SIG IS IO<='1';
  510
  511
                                      REG DATAn<=REG A;
  512
                                      SIG BUS START<='1';
  513
                                      AUT_CPUn<=AUT_CPU_OUT2;
  514
  515
                                  when AUT CPU OUT2 =>
  516
                                      REG ADDRESS(7 downto 0)<=REG CMD(15 downto 8);</pre>
  517
                                      ADDR_REG_A <= ADDR_REG_ACC; -- Rd becomes source
  518
                                      SIG IS WR<='1';
```

Page 14 of 23 Revision: Microcontroller

```
CPU.vhd
Date: May 31, 2011
  519
                                      SIG IS IO<='1';
  520
  521
                                      REG DATAn<=REG A;
  522
                                      if SIG BUS STOP='0' then
  523
                                          AUT CPUn<=AUT CPU OUT2;
  524
                                      else
  525
                                          AUT CPUn<=AUT CPU FETCH;
  526
                                      end if;
  527
  528
                                  when AUT CPU IN1 =>
  529
                                      -- REG ADDRESS(15 downto 8) <= REG CMD(7 downto 0);
  530
                                      REG ADDRESS(7 downto 0)<=REG CMD(15 downto 8);</pre>
  531
                                      SIG IS WR<='0';
  532
                                      SIG IS IO<='1';
  533
  534
                                      SIG BUS START<='1';
  535
                                      --SIG_BUS_START<='1';
  536
                                      AUT CPUn<=AUT CPU IN2;
  537
  538
                                  when AUT CPU IN2 =>
  539
                                      --REG_ADDRESS(15 downto 8)<=REG_CMD(7 downto 0);
  540
                                      REG ADDRESS(7 downto 0)<=REG CMD(15 downto 8);</pre>
  541
                                      SIG IS WR<='0';
  542
                                      SIG IS IO<='1';
  543
  544
                                      REG DATAn<=SIG DATA;
  545
                                      --?
  546
                                      if SIG_BUS_STOP='0' then
  547
                                          AUT CPUn<=AUT CPU IN2;
  548
                                      else
  549
                                          AUT_CPUn<=AUT_CPU_IN3;
  550
                                      end if;
  551
  552
                                  when AUT CPU IN3 =>
                                      --REG ADDRESS(15 downto 8)<=REG_CMD(7 downto 0);
  553
  554
                                      REG_ADDRESS(7 downto 0)<=REG_CMD(15 downto 8);</pre>
  555
                                      SIG IS WR<='0';
```

Page 15 of 23 Revision: Microcontroller

```
CPU.vhd
Date: May 31, 2011
  556
                                      SIG IS IO<='1';
  557
  558
                                      REG DATAn<=SIG DATA;
  559
                                      REG ACCn<=REG DATA;
  560
                                      REG ACC ENn<='1';
  561
  562
                                      AUT CPUn<=AUT CPU FETCH;
  563
  564
                                      MUL GO <= '0'; -- start multiplication
  565
  566
                                  when AUT CPU MUL =>
  567
                                      if MUL READY = '0' then
  568
                                          REG_ACCn <= MUL_RES;</pre>
                                          REG ACC ENn <= '1';
  569
  570
                                          AUT CPUn <= AUT CPU FETCH;
  571
                                      else
  572
                                          AUT_CPUn <= AUT_CPU_MUL;
  573
                                      end if;
  574
  575
                                  when others =>
  576
                                      AUT_CPUn<=AUT_CPU;
  577
  578
                              end case;
  579
                         end process AUT_CPU_PROC;
  580
  581
            AUT BUS PROC:
  582
                 process (
  583
                             AUT_BUS,
  584
                             SIG BUS START,
  585
                             REG ADDR,
  586
                             SIG_WAIT,
  587
                             REG_ADDRESS,
  588
                             SIG_IS_IO,
  589
                             SIG IS WR,
  590
                             SIG_MREQ,
  591
                             SIG_IORQ,
  592
                             SIG_RD,
```

Page 16 of 23 Revision: Microcontroller

Page 17 of 23 Revision: Microcontroller

Date: May 31, 2011	CPU.vhd
630	else
631	SIG_IORQn<='0';
632	end if;
633	
634	if SIG_IS_WR='0' then
635	SIG_RDn<='0';
636	else
637	SIG_WRn<='0';
638	end if;
639	AUT_BUSn<=AUT_BUS_CYCLE2;
640	
641	when AUT_BUS_CYCLE2 =>
642	SIG_DOUTn <= SIG_DOUT;
643	SIG_MREQn<=SIG_MREQ;
644	SIG_IORQn<=SIG_IORQ;
645	SIG_RDn<=SIG_RD;
646	SIG_WRn<=SIG_WR;
647	AUT_BUSn<=AUT_BUS_WAIT;
648 649	when AUT DUC WATE ->
650	when AUT_BUS_WAIT =>
651	SIG_DOUTn <= SIG_DOUT; SIG_MREQn<=SIG_MREQ;
652	SIG_IORQn<=SIG_IORQ;
653	SIG_TONQT(-SIG_TONQ) SIG RDn<=SIG RD;
654	SIG_WRn<=SIG_WR;
655	if SIG_WAIT='0' then
656	AUT BUSn<=AUT BUS WAIT;
657	else
658	if SIG_IS_IO = '1' then
659	AUT_BUSn<=AUT_BUS_WAIT2;
660	else
661	AUT_BUSn<=AUT_BUS_STOP;
662	end if;
663	end if;
664	
665	<pre>when AUT_BUS_WAIT2 =&gt; for IO only</pre>
666	SIG_DOUTn <= SIG_DOUT;

Page 18 of 23 Revision: Microcontroller

```
CPU.vhd
Date: May 31, 2011
  667
                                   SIG MREOn<=SIG MREO;
  668
                                   SIG_IORQn<=SIG_IORQ;</pre>
  669
                                   SIG RDn<=SIG RD;
  670
                                   SIG WRn<=SIG WR;
  671
                                   if SIG WAIT='0' then
  672
                                       AUT_BUSn<=AUT_BUS_WAIT2;
  673
                                   else
  674
                                       AUT BUSn<=AUT BUS STOP;
  675
                                   end if;
  676
  677
                               when AUT BUS STOP =>
  678
                                   REG ADDRn<=REG ADDRESS;</pre>
  679
                                   SIG_BUS_STOP<='1';</pre>
  680
                                   if SIG_BUS_START='0' then
  681
  682
                                       AUT BUSn<=AUT BUS START;
  683
                                   else
  684
                                       AUT_BUSn<=AUT_BUS_STOP;
  685
                                   end if;
  686
  687
                               when others =>
  688
                                   REG ADDRn<=REG ADDRESS;</pre>
  689
                                   SIG BUS STOP<='1';
  690
  691
                                   if SIG BUS START='0' then
                                       AUT_BUSn<=AUT_BUS_START;
  692
  693
                                   else
  694
                                       AUT_BUSn<=AUT_BUS_STOP;
  695
                                   end if;
  696
  697
                          end case;
  698
                      end process AUT_BUS_PROC;
  699
  700
             ADDR<=REG ADDR;
  701
             MREQ<=SIG_MREQ;</pre>
  702
             IORQ<=SIG_IORQ;</pre>
  703
             RD<=SIG RD;
```

Page 19 of 23 Revision: Microcontroller

```
704
          WR<=SIG WR;
705
706
          D REGADDRn <= REG ADDRn;
707
          D REG ADDRESS <= REG ADDRESS;
708
709
          mul0: MUL port map (GEN, RESET, REG_A, REG_B, MUL_RES, MUL_GO, MUL_READY);
710
711
          e0: lpm bustri
712
              generic map
713
714
                  LPM WIDTH =>8
715
716
              port map
717
718
                  data=>REG DATA,
719
                  result=>SIG DATA,
720
                  tridata=>DATA,
721
                  enabledt=>not SIG_DOUT,
722
                  enabletr=>not SIG RD
723
              );
724
725
      -- e1: tri
726
              port map
727
728
                  a in=>WT,
729
                  oe=>'1',
730
                  a out=>SIG WAIT
731
      --
              );
732
733
          SIG WAIT <= WT;
734
735
          uni_reg_A: lpm_ram_dp
736
              generic map
737
738
                  LPM_WIDTH=>8,
739
                  LPM_WIDTHAD=>3,
740
                  LPM NUMWORDS=>8,
```

Page 20 of 23 Revision: Microcontroller

```
741
                  LPM INDATA=> "REGISTERED",
742
                  LPM OUTDATA=>"UNREGISTERED",
743
                  LPM RDADDRESS CONTROL=>"UNREGISTERED",
744
                  LPM WRADDRESS CONTROL=>"UNREGISTERED"
745
746
              port map
747
748
                  rdaddress=> ADDR REG A,
749
                  wraddress=> ADDR REG ACC,
750
                  wren=> REG ACC EN,
751
                  wrclock=> GEN,
752
                  data=> REG_ACC,
753
                  q=> REG A
754
              );
755
756
          uni req B: lpm ram dp
757
              generic map
758
759
                  LPM WIDTH=>8,
760
                  LPM WIDTHAD=>3,
761
                  LPM_NUMWORDS=>8,
762
                  LPM INDATA=>"REGISTERED",
763
                  LPM OUTDATA=>"UNREGISTERED",
764
                  LPM_RDADDRESS_CONTROL=>"UNREGISTERED",
765
                  LPM WRADDRESS CONTROL=>"UNREGISTERED"
766
767
              port map
768
769
                  rdaddress=> ADDR REG B,
770
                  wraddress=> ADDR REG ACC,
771
                  wren=> REG_ACC_EN,
772
                  wrclock=> GEN,
773
                  data=> REG ACC,
774
                  q=> REG B
775
              );
776
777
          CLOCK PROC:
```

Page 21 of 23 Revision: Microcontroller

```
778
               process (
779
                            GEN,
780
                            RESET
781
                       ) is
782
783
                       begin
784
                            if RESET='0' then
785
                                AUT CPU<=(others => '0');
786
                                AUT BUS<=(others => '0');
787
                                REG ADDR<=(others => '0');
788
                                REG DATA<=(others => '0');
789
                                SIG MREQ<='1';
790
                                SIG_IORQ<='1';
791
                                SIG RD<='1';
792
                                SIG WR<='1';
793
                                REG PC<=(others => '0');
794
                                REG_CMD<=(others => '0');
795
796
                            elsif rising edge(GEN) then
797
                                AUT_CPU<=AUT_CPUn;
798
                                AUT_BUS<=AUT_BUSn;
799
                                REG ADDR<=REG ADDRn;</pre>
800
                                REG DATA<=REG DATAn;
801
                                SIG_MREQ<=SIG_MREQn;</pre>
802
                                SIG IORO<=SIG IOROn;
803
                                SIG RD<=SIG RDn;
804
                                SIG WR<=SIG WRn;
805
                                SIG_DOUT<=SIG_DOUTn;</pre>
806
                                REG PC<=REG PCn;
807
                                REG CMD<=REG CMDn;
808
                                REG_ACC_EN<=REG_ACC_ENn;</pre>
809
                                REG ACC<=REG_ACCn;</pre>
810
                            end if;
811
                       end process CLOCK PROC;
812
813
          -- debug
814
          D AUT CPU<=AUT CPU;
```

Page 22 of 23 Revision: Microcontroller

<= REG\_ACC\_EN;

<= REG\_A;

D\_ADDR\_REG\_A <= ADDR\_REG\_A;</pre>

D\_ADDR\_REG\_B <= ADDR\_REG\_B;</pre>

D\_ADDR\_REG\_ACC <= ADDR\_REG\_ACC;</pre>

D\_REG\_ACC\_EN

end architecture CPU\_module;

D\_REG\_A

820

821 822

823

824

825

```
-- Automat mnozacy metoda podstawowa
 2
    library ieee;
    use ieee.std logic 1164.all;
    use ieee.std logic arith.all;
 6
 7
     entity MUL is
 8
        generic (
                   : natural := 8; -- rozmiar slowa
9
            wsize
            asize : natural := 2 * 8 - 1; -- rozmiar akumulatora
10
11
            csize : natural := 3 -- rozmiar licznika rund (log2(wsize))
12
        );
13
        port (
14
             GEN
                     : in std logic;
15
            RESET : in std logic;
16
                     : in std logic vector (wsize - 1 downto 0);
17
                     : in std_logic_vector (wsize - 1 downto 0);
18
            RESULT : out std logic vector (wsize - 1 downto 0); -- wynik mnozenia
19
                    : in std logic; -- uruchamia MUL, aktywne LOW
20
            READY : out std logic -- czy wynik gotowy? (LOW)
21
            D ACC : out std_logic_vector (asize - 1 downto 0);
22
            D ASHL : out std logic vector (asize - 1 downto 0);
23
            D BSHR : out std logic vector (wsize - 1 downto 0);
24
            D AUT : out std logic vector (1 downto 0);
25
            D ROUND : out std logic vector (csize - 1 downto 0)
        );
26
27
     end entity MUL;
28
29
     architecture arch MUL of MUL is
30
         signal ashl : unsigned (asize - 1 downto 0); -- SHL(Ra,n-1)
31
        signal ashln: unsigned (asize - 1 downto 0); -- SHL(Ra,n-1)
32
        signal bshr : unsigned (wsize - 1 downto 0); -- B
        signal bshrn: unsigned (wsize - 1 downto 0); -- B
33
34
        signal acc : unsigned (asize - 1 downto 0); -- akumulator
35
        signal accn : unsigned (asize - 1 downto 0); -- akumulator
36
37
        signal round: unsigned (csize - 1 downto 0); -- licznik rund
```

Page 1 of 4 Revision: Microcontroller

```
38
         signal roundn:unsigned (csize - 1 downto 0); -- licznik rund
39
         constant maxround: unsigned (csize - 1 downto 0) := (others => '1');
40
                             : std logic vector (wsize - 1 downto 0);
41
         signal RESULT BUF
42
         signal RESULT BUFn : std logic vector (wsize - 1 downto 0);
43
44
         signal READY BUF
                              : std logic := '1';
45
46
         signal AUT MUL
                              : std logic vector (1 downto 0) := "00";
47
                              : std logic_vector (1 downto 0);
         signal AUT MULn
48
         constant AUT IDLE
                            : std logic vector (1 downto 0) := "00";
         constant AUT RUNNING: std logic vector (1 downto 0) := "01";
49
50
         constant AUT OUTPUT : std logic vector (1 downto 0) := "11";
                              : std logic vector (1 downto 0) := "10";
51
         constant AUT DONE
52
53
         begin
54
     -- D ACC <= std_logic_vector(acc);</pre>
55
     -- D ASHL <= std logic_vector(ashl);</pre>
56
     -- D BSHR <= std logic vector(bshr);
57
     -- D AUT <= std logic vector(AUT MUL);
58
     -- D ROUND <= std logic vector(round);
59
         RESULT <= RESULT BUF;
60
61
         process clock:
62
         process (RESET, GEN, AUT_MULn, accn, bshrn,
63
                 roundn, ashln, RESULT BUFn, READY BUF)
64
         begin
65
             if RESET = '0' then
66
                 AUT MUL <= AUT IDLE;
67
                 READY <= '1';
68
                 RESULT BUF <= (others => '0');
69
             else
70
                 if rising edge(GEN) then
71
                     AUT MUL <= AUT MULn;
72
                     acc <= accn;</pre>
73
                     bshr <= bshrn;
74
                     ashl <= ashln;
```

Page 2 of 4 Revision: Microcontroller

```
75
                       round <= roundn;
 76
                       RESULT BUF <= RESULT BUFn;
 77
                       READY <= READY BUF;
 78
                   end if;
 79
               end if;
 80
          end process;
 81
 82
          multiply:
 83
          process (GEN, ashl, acc, bshr, round, RESULT BUF, AUT MUL, A, B, GO) is
 84
          begin
 85
               case AUT MUL is
 86
                   when AUT IDLE =>
 87
                       READY BUF <= '1';
 88
                       RESULT BUFn <= RESULT BUF;
 89
                       ashln(asize - 1 downto wsize - 1) <= unsigned(A(wsize - 1 downto 0));
                       ashln(wsize - 2 downto 0) <= (others => '0');
 90
 91
                       bshrn <= unsigned(B);</pre>
 92
                       roundn <= (others => '0');
 93
                       accn <= (others => '0');
 94
                       if GO = '0' then
 95
                           AUT_MULn <= AUT_RUNNING;</pre>
 96
                       else
 97
                           AUT MULn <= AUT IDLE;
 98
                       end if;
 99
                   when AUT RUNNING =>
100
                       READY BUF <= '1';
101
                       RESULT BUFn <= RESULT BUF;
102
                       ashln <= ashl;
103
104
                       if bshr(0) = '1' then
105
                           accn <= ('0' & acc(asize - 1 downto 1)) + ashl;</pre>
106
                       else
107
                           accn <= '0' & acc(asize - 1 downto 1);</pre>
108
                       end if:
109
110
                       roundn <= round + 1;</pre>
                       bshrn(wsize - 1 downto 0) <= '0' & bshr(wsize - 1 downto 1);
111
```

Page 3 of 4 Revision: Microcontroller

```
112
113
                        if round < maxround then</pre>
                            AUT_MULn <= AUT_RUNNING;
114
115
                        else
116
                            AUT MULn <= AUT OUTPUT;
117
                        end if;
                   when AUT OUTPUT =>
118
119
                        READY BUF <= '1';
120
                        accn <= acc;
121
                        ashln <= ashl;
122
                       bshrn <= bshr;
123
                       roundn <= round;</pre>
124
                        RESULT_BUFn <= std_logic_vector(acc(wsize - 1 downto 0));</pre>
125
                        AUT MULn <= AUT DONE;
126
                   when AUT_DONE =>
127
                        accn <= acc;
128
                        ashln <= ashl;
129
                        bshrn <= bshr;
130
                        roundn <= round;</pre>
131
                        RESULT_BUFn <= RESULT_BUF;</pre>
132
                        READY_BUF <= '0';
133
                        if GO = '1' then
134
                            AUT MULn <= AUT IDLE;
135
                        else
136
                            AUT_MULn <= AUT_DONE;
137
                        end if:
138
               end case;
139
          end process;
140
141
      end architecture arch_MUL;
142
```

Page 4 of 4 Revision: Microcontroller

```
TITLE "LPT OUT modul obslugi wyjsciowego lacza rownoleglego";
 2
    Modul podlaczony do ukladu SML: 235 DB25F,
    odbierajacy z szyny danych 8-bitowa liczbe U2
    i wysylający ja w postąci ZDDD przez port LPT do drukarki.
    (Z - znak, D - cyfra dziesietna)
    INCLUDE "U2 TO ASCII.inc";
10
    CONSTANT strobe time = 10; % 0,5us dla !STROBE
11
    % 0.5u / 0.05u = 10
12
13
    CONSTANT dev addr = H"10"; % adres tego urzadzenia w IO
14
                       = H"OD"; % ASCII dla CR
    CONSTANT cr
15
    CONSTANT 1f
                      = H"OA"; % ASCII dla LF
16
17
    SUBDESIGN LPT_OUT
18
19
                    : input;
                               % zegar 20MHz
        GEN
20
        RESET
                    : input;
                               % sygnal resetu mikrokontr.
21
        % sygnaly szyny wewnetrznej mikrokontrolera
22
                               % linie adresowe szyny
23
        A[7..0]
                 : input;
24
                              % linie danych szyny
        D[7..0]
                    : input;
25
                   : input;
        IORO
26
        WR
                    : input;
27
        WТ
                    : output;
28
29
        % sygnal powiadamiajacy o gotowosci drukarki, aktywny '1' %
30
        PRN READY : output;
31
32
        % sygnaly do komunikacji z laczem LPT
33
        LCTRL[7..0] : output; % SV2: nSI,nI,nAF,nS do LPT
34
        LSTAT[7..0] : input; % SV3: BS,PE,nF,S z LPT
                                                                  မွ
        LDATASYN[7..0] : output; % SV5: dane do LPT
35
36
        % sygnaly debug do symulacii %
37
```

Page 1 of 7 Revision: Microcontroller

```
LPT OUT.tdf
Date: May 31, 2011
   38
            V BPRINT
                         :output;
   39
            V APRINT
                         :output;
   40
            V CSTIME[5..0] :output;
   41
   42
        VARIABLE
   43
            LDATA[7..0] : DFF;
                                     % synchronizowany sygnal LPT::D
                                     % komenda z szyny: drukuj
   44
            BPRINT
                         : NODE;
   45
                                     % komenda od AUT BUS: drukuj
            APRINT
                         : NODE;
   46
            WAIT I
                         : NODE;
                                     % wewnetrzny sygnal WAIT
                       : DFF;
                                     % synchronizowany sygnal !WAIT
   47
            nWAIT SYN
   48
            DIN[7..0]
                        : NODE;
                                     % szyna danych wejsciowych
                                     % czy drukarka ok?(!PE & nF & S)
   49
                         : NODE;
            PRNT OK
   50
            BUSY
                         : NODE;
                                     % sygnal BUSY od drukarki
                                     % wewnetrzny sygnal STROBE
   51
            STROBE
                         : NODE;
   52
            nSTROBE SYN : DFF;
                                     % synchronizowany sygnal !STROBE
   53
            TRI DI[7..0]: TRI;
                                     % bufor 3stanowy wyjscia na szyne D %
   54
            CSTIME[5..0]: DFF;
                                     % zlicza czas strobe
                                     % kod ASCII znaku: 2D='-',2B='+'
                                                                           ે
   55
            Z[7..0]
                        : NODE;
   56
            D2[7..0]
                         : NODE;
                                     % kod ASCII cyfry: 30..39
   57
            D1[7..0]
                       : NODE;
   58
            D0[7..0]
                         : NODE;
   59
            U2A
                         : U2 TO ASCII; % konwerter U2->ASCII(ZDDD)
   60
                                                                           응
   61
            % automat obslugujacy wydruk pojedynczego znaku
   62
            AUT PRINT
                         : machine of bits (OP[1..0])
   63
                             with states (SP0=B"00", SP1=B"01",
   64
                                             SP2=B"10", SP3=B"11");
   65
   66
            % automat obslugujacy szyne i sterujacy logika wydruku
                                                                          မွ
   67
            AUT BUS
                         : machine of bits (QB[3..0])
   68
                             with states (IDL=B"0000",
   69
                                              CRA=B"0001",
   70
                                              CRB=B"0010",
   71
                                             ZA = B"0011"
   72
                                              ZB = B"0100",
   73
                                             D2A=B"0101",
   74
                                             D2B=B"0110",
```

Page 2 of 7 Revision: Microcontroller

```
LPT OUT.tdf
Date: May 31, 2011
   75
                                             D1A=B"0111",
   76
                                             D1B=B"1000",
   77
                                             D0A=B"1001",
   78
                                             D0B=B"1010",
   79
                                             LFA=B"1011",
   80
                                             LFB=B"1100",
                                             WBU=B"1101");
   81
   82
        BEGIN
   83
            % DEBUG %
   84
            V BPRINT = BPRINT;
            V APRINT = APRINT;
   85
   86
            V CSTIME[] = CSTIME[];
   87
   88
            % podlaczenie przerzutnikow DFF i automatow
                                                                          응
   89
            nWAIT SYN.clk = GEN;
   90
            nWAIT SYN.clrn = RESET;
   91
            nWAIT_SYN
                             = !WAIT I;
   92
                            = GEN;
            LDATA[].clk
   93
            LDATA[].clrn
                            = RESET;
   94
            nSTROBE SYN.clk = GEN;
   95
            nSTROBE_SYN.clrn= RESET;
   96
            CSTIME[].clk
                            = GEN;
   97
            CSTIME[].clrn = RESET;
   98
            AUT PRINT.clk = GEN;
   99
            AUT PRINT.reset = !RESET;
  100
            AUT BUS.clk
                             = GEN;
  101
            AUT BUS.reset
                            = !RESET;
  102
            % podlaczenie ukladu konwersji U2->ASCII(Z,D2,D1,D0)
  103
  104
            U2A.U2I[]
                            = DIN[];
  105
            Z[]
                            = U2A.Z[];
  106
            D2[]
                            = U2A.D2[];
  107
            D1[]
                            = U2A.D1[];
  108
            D0[]
                            = U2A.D0[];
  109
  110
            % podlaczenie linii komunikacji z laczem LPT
  111
            LDATASYN[]
                            = LDATA[];
```

Page 3 of 7 Revision: Microcontroller

```
LPT OUT.tdf
Date: May 31, 2011
  112
            BUSY
                            = LSTAT[4];
  113
  114
            % !PError & nFault & Select
                                                                         응
                            = !LSTAT[2] & LSTAT[1] & LSTAT[0];
  115
            PRNT OK
  116
            PRN READY
                            = PRNT OK;
  117
  118
            % zapewnienie STROBE=VCC podczas startu i RESETu
                                                                         응
  119
            nSTROBE SYN
                            = !STROBE;
  120
  121
            % nSelectIn=0, nInit=1, nAutoFd=1
                                                                         응
  122
            LCTRL[]
                            = (1,1,1,1,0,1,1,!nSTROBE SYN);
  123
            % zdekodowanie rozkazu wyslania danych do LPT
  124
                                                                         ે
  125
            if (A[] == dev addr & IORO == GND & WR == GND)
  126
                then BPRINT = VCC;
  127
                else BPRINT = GND; end if;
  128
  129
            % wczytanie danych z szyny D[]
                                                                         응
  130
            TRI DI[].oe
                            = BPRINT;
  131
            TRI DI[].in
                            = D[];
  132
            DIN[]
                            = TRI DI[];
  133
  134
            % wystawienie sygnalu WAIT na szyne
                                                                         ુ
            --WT
  135
                                = !nWAIT SYN;
  136
            WT
                            = TRI(!nWAIT SYN, BPRINT); % (in, oe)
  137
  138
            % automat obslugujacy szyne i sterujacy logika wydruku
  139
            case AUT BUS is
  140
                % oczekiwanie na dane z szyny %
  141
                when IDL => if (BPRINT==VCC)then
                                                     WAIT I=GND;
  142
                                    APRINT=VCC; LDATA[]=cr; AUT BUS=CRA;
  143
                                else
                                                     WAIT I=VCC;
  144
                                    APRINT=GND; LDATA[]=cr; AUT BUS=IDL;
  145
                            end if;
  146
                % oczekiwanie na pojawienie sie !STROBE dla CR
  147
                    - oznacza to, ze AUT_PRINT ruszyl, nie przeoczymy
  148
                    tego sygnalu, bo trwa >1 takt zegara
```

Page 4 of 7 Revision: Microcontroller

```
LPT OUT.tdf
Date: May 31, 2011
  149
                when CRA => if (STROBE==GND)then
                                                     WAIT I=GND;
  150
                                     APRINT=GND; LDATA[]=cr; AUT BUS=CRB;
  151
                                 else
                                                     WAIT I=GND;
  152
                                     APRINT=VCC; LDATA[]=cr; AUT BUS=CRA;
  153
                                 end if;
  154
                % oczekiwanie na koniec wydruku CR
                                                                          응
  155
                when CRB => if (AUT PRINT==SP0)then WAIT I=GND;
  156
                                     APRINT=VCC; LDATA[]=Z[]; AUT BUS=ZA;
  157
                                 else
                                                     WAIT I=GND;
  158
                                     APRINT=GND; LDATA[]=cr; AUT BUS=CRB;
  159
                                 end if;
  160
                % oczekiwanie na start wydruku Z %
  161
                when ZA => if (STROBE==GND)then
                                                     WAIT I=GND;
  162
                                     APRINT=GND; LDATA[]=Z[]; AUT BUS=ZB;
  163
                                                     WAIT I=GND;
                                 else
  164
                                     APRINT=VCC; LDATA[]=Z[]; AUT BUS=ZA;
  165
                                 end if:
  166
                % oczekiwanie na koniec wydruku Z
                                                                          ્ર
  167
                when ZB => if (AUT PRINT==SP0)then WAIT I=GND;
  168
                                     APRINT=VCC; LDATA[]=D2[];AUT BUS=D2A;
  169
                                 else
                                                     WAIT I=GND;
  170
                                     APRINT=GND; LDATA[]=Z[]; AUT BUS=ZB;
  171
                                 end if;
  172
                % oczekiwanie na start druku D2
                                                                          응
  173
                when D2A => if (STROBE==GND)then
                                                     WAIT I=GND;
  174
                                     APRINT=GND; LDATA[]=D2[];AUT BUS=D2B;
  175
                                 else
                                                     WAIT I=GND;
  176
                                     APRINT=VCC; LDATA[]=D2[];AUT BUS=D2A;
  177
                                 end if;
  178
                % oczekiwanie na koniec wydruku D2
  179
                when D2B => if (AUT PRINT==SP0)then WAIT I=GND;
  180
                                     APRINT=VCC; LDATA[]=D1[];AUT BUS=D1A;
  181
                                 else
                                                     WAIT I=GND;
  182
                                     APRINT=GND; LDATA[]=D2[];AUT BUS=D2B;
  183
                                 end if:
  184
                % oczekiwanie na start druku D1
  185
                when D1A => if (STROBE==GND)then
                                                     WAIT I=GND;
```

Page 5 of 7 Revision: Microcontroller

```
LPT OUT.tdf
Date: May 31, 2011
  186
                                     APRINT=GND; LDATA[]=D1[];AUT BUS=D1B;
  187
                                 else
                                                      WAIT I=GND;
  188
                                     APRINT=VCC; LDATA[]=D1[];AUT BUS=D1A;
  189
                                 end if;
  190
                % oczekiwanie na koniec wydruku D1
  191
                when D1B => if (AUT PRINT==SP0)then WAIT I=GND;
  192
                                     APRINT=VCC; LDATA[]=D0[];AUT BUS=D0A;
  193
                                 else
                                                      WAIT I=GND;
  194
                                     APRINT=GND; LDATA[]=D1[]; AUT BUS=D1B;
  195
                                 end if:
  196
                % oczekiwanie na start druku D0
  197
                when DOA => if (STROBE==GND)then
                                                      WAIT I=GND;
  198
                                     APRINT=GND; LDATA[]=D0[];AUT BUS=D0B;
  199
                                 else
                                                      WAIT I=GND;
  200
                                     APRINT=VCC; LDATA[]=D0[];AUT BUS=D0A;
  201
                                 end if;
  202
                % oczekiwanie na koniec wydruku D0
                                                                           응
  203
                when DOB => if (AUT PRINT==SPO) then WAIT I=GND;
  204
                                     APRINT=VCC; LDATA[]=lf; AUT BUS=LFA;
  205
                                 else
                                                      WAIT I=GND;
  206
                                     APRINT=GND; LDATA[]=D0[];AUT BUS=D0B;
  207
                                 end if;
  208
                % oczekiwanie na start druku LF
                                                                           읒
  209
                when LFA => if (STROBE==GND)then
                                                      WAIT I=GND;
  210
                                     APRINT=GND; LDATA[]=lf; AUT BUS=LFB;
  211
                                                      WAIT I=GND;
                                 else
  212
                                     APRINT=VCC; LDATA[]=lf; AUT BUS=LFA;
  213
                                 end if:
  214
                % oczekiwanie na koniec wydruku LF
                                                                          ુ
  215
                when LFB => if (AUT PRINT==SP0)then WAIT I=VCC;
  216
                                     APRINT=GND; LDATA[]=Z[]; AUT BUS=WBU;
  217
                                 else
                                                      WAIT I=GND;
  218
                                     APRINT=GND; LDATA[]=lf; AUT BUS=LFB;
  219
                                 end if:
  220
                % oczekiwanie na wycofanie sie z szyny pol. druku
  221
                when WBU => if (BPRINT==GND)then
                                                      WAIT I=VCC;
  222
                                     APRINT=GND; LDATA[]=Z[]; AUT BUS=IDL;
```

Page 6 of 7 Revision: Microcontroller

```
APRINT=GND; LDATA[]=Z[]; AUT BUS=WBU;
225
                               end if;
226
          end case;
227
228
          % automat obslugujacy wydruk pojedynczego znaku
229
          case AUT PRINT is
230
              % oczekiwanie na polecenie druku
231
              when SPO => if (APRINT==VCC) then
232
                                   STROBE=VCC; AUT PRINT=SP1;
233
                               else
234
                                   STROBE=VCC; AUT PRINT=SP0; end if;
235
              % sprawdzenie stanu linii BUSY
236
              when SP1 => if (BUSY==GND) then
237
                                   STROBE=GND; AUT PRINT=SP2;
238
                               else
239
                                   STROBE=VCC; AUT_PRINT=SP1; end if;
240
              % wystawienie !STROBE na czas strobe time
241
              when SP2 => if (CSTIME[] == strobe time) then
242
                                   STROBE=VCC; AUT PRINT=SP3;
243
                               else
244
                                   STROBE=GND; AUT PRINT=SP2;
245
                                   if (CSTIME[] < strobe time) then</pre>
246
                                       CSTIME[]=CSTIME[]+1;
247
                                   else
248
                                       CSTIME[]=CSTIME[];
249
                                   end if; end if;
250
              % zaczekanie na BUSY = L
251
              when SP3 => if (BUSY==GND) then
252
                                   STROBE=VCC; AUT PRINT=SP0;
253
                               else
254
                                   STROBE=VCC; AUT_PRINT=SP3; end if;
255
          end case;
256
257
      END;
```

```
TITLE "PS/2 INPUT";
    2_____
        PS/2 input module : Communication between PS/2 bus and System
 4
                        bus.
 5
    INCLUDE "SC TO U2.inc";
 7
    CONSTANT ps2_addr = H"50"; -- Keyboard address in I/O
9
10
    SUBDESIGN PS2 IN
11
                                        -- 20MHz clock
12
                             : input;
        GEN
13
        RESET
                             : input;
                                       -- Reset signal from uC
14
15
        -- Bus
        ADDR[7..0]
                           : input;
                                        -- Address bus
16
17
        DATA[7..0]
                             : output;
                                        -- Data bus
18
                           : output;
                                       -- Wait signal
19
                             : input;
                                        -- I/O request signal
        IORO
20
        RD
                             : input;
                                        -- Read signal
21
22
        -- PS/2 debug
23
        PS2 DEBUG PORT[7..0] : output;
                                       -- Output port for debugging
24
25
        -- PS/2 connection port
26
        PDATA IN[7..0]
                            : input;
                                        -- PS/2 bus input port
27
28
    VARIABLE
29
        -- Bus
30
        TRI D[7..0]
                          : TRI; -- tristate buffer for D[]
31
                           : DFF;
                                       -- Read command from uC
        CMD READ
32
                           : DFF;
                                       -- Sign byte from keyboard
        KEY Z[7..0]
                                       -- First number
33
        KEY D0[7..0]
                           : DFF;
                          : DFF;
: DFF;
34
        KEY D1[7..0]
                                        -- Second number
                                       -- Third number
35
        KEY_D2[7..0]
                           : DFF;
                                       -- Wait signal for uC
36
        SIG WAIT
       DFF DATA[7..0] : DFF;
                                        -- Register for final U2 number
37
```

Page 1 of 10 Revision: Microcontroller

```
38
                                              -- Wait extension counter
         CNT DATA[7..0]
                                  : DFF;
39
         S2U
                                  : SC TO U2; -- Scancode to U2 decoder
40
         -- Secure input dff's
41
         DFF 1 PS2 CLK
                                  : DFF;
                                              -- Input dff #1 for clock
42
         DFF 2 PS2 CLK
                                  : DFF;
                                              -- Input dff #2 for clock
43
         DFF 1 PS2 DATA
                                  : DFF;
                                              -- Input dff #1 for data
                                              -- Input dff #2 for data
44
         DFF 2 PS2 DATA
                                  : DFF;
45
         -- Data recieving
46
         PS2 FRAME[10..0]
                                  : DFF;
                                              -- Recieved frame
                                              -- Frame bit's counter
47
         PS2 CNT FRAME[3..0]
                                  : DFF;
48
         PS2 CNT BYTE[1..0]
                                 : DFF;
                                              -- ZDDD byte counter
49
         PS2 BYTE[7..0]
                                              -- Data from PS/2 frame - hardwired
                                  : DFF;
50
         PS2 BYTE READY
                                 : DFF;
                                              -- Data byte is ready flag
51
         -- Debug
52
         D PS2 DEBUG PORT[7..0] : DFF;
                                              -- Debugging register
53
54
         -- Machines
55
56
         -- Machine for PS/2 bus communication
57
         AUT PS2
                     : machine of bits (O[1..0])
58
                         with states (S0=B"00", S1=B"01",
59
                                          S2=B"10", S3=B"11");
60
61
         -- Machine for system bus communication
62
         AUT PS2 BUS : machine of bits (OB[2..0])
63
                         with states (SPB0=B"000", SPB1=B"001", SPB2=B"010",
64
                                          SPB3=B"011", SPB4=B"100", SPB5=B"101",
65
                                          SPB6=B"110", SPB7=B"111");
66
67
68
     BEGIN
69
         % assign global clock %
70
         DFF 1 PS2 CLK.CLK
                                 = GEN;
71
         DFF 2 PS2 CLK.CLK
                                 = GEN;
72
         DFF 1 PS2 DATA.CLK
                                 = GEN;
73
         DFF 2 PS2 DATA.CLK
                                 = GEN;
74
         PS2 FRAME[].CLK
                                 = GEN;
```

Page 2 of 10 Revision: Microcontroller

Date: May 31, 2011				PS2_IN.tdf
75	PS2 CNT FRAME[].CLK	=	GEN;	
76	PS2_CNT_BYTE[].CLK		GEN;	
77	D_PS2_DEBUG_PORT[].CLK	=	GEN;	
78	PS2_BYTE[].CLK		GEN;	
79	PS2_BYTE_READY.CLK	=	GEN;	
80	CMD_READ.CLK	=	GEN;	
81	KEY_Z[].CLK	=	GEN;	
82	KEY_D0[].CLK	=	GEN;	
83	KEY_D1[].CLK	=	GEN;	
84	KEY_D2[].CLK	=	GEN;	
85	DFF_DATA[].CLK	=	GEN;	
86	SIG_WAIT.CLK	=	GEN;	
87	CNT_DATA[].CLK	=	GEN;	
88	S2U.GEN	=	GEN;	
89	AUT_PS2.CLK	=	GEN;	
90	AUT_PS2_BUS.CLK	=	GEN;	
91				
92	% assign global reset %			
93	S2U.RESET	=	RESET;	
94	DFF_1_PS2_CLK.CLRN	=	RESET;	
95	DFF_2_PS2_CLK.CLRN	=	RESET;	
96	DFF_1_PS2_DATA.CLRN	=	RESET;	
97	DFF_2_PS2_DATA.CLRN	=	RESET;	
98	PS2_FRAME[].CLRN	=	RESET;	
99	PS2_CNT_FRAME[].CLRN	=	RESET;	
100	PS2_CNT_BYTE[].CLRN	=	RESET;	
101	D_PS2_DEBUG_PORT[].CLRN	=	RESET;	
102	PS2_BYTE[].CLRN	=	RESET;	
103	PS2_BYTE_READY.CLRN	=	RESET;	
104	CMD_READ.CLRN	=	RESET;	
105	KEY_Z[].CLRN	=	RESET;	
106	KEY_D0[].CLRN	=	RESET;	
107	KEY_D1[].CLRN	=	RESET;	
108	KEY_D2[].CLRN	=	RESET;	
109	DFF_DATA[].CLRN	=	RESET;	
110	SIG_WAIT.CLRN	=	RESET;	
111	CNT_DATA[].CLRN	=	RESET;	

Page 3 of 10 Revision: Microcontroller

```
112
          AUT PS2.RESET
                                  = !RESET;
113
          AUT PS2 BUS.RESET
                                  = !RESET;
114
115
          % connect variables %
116
          --WT
                                  = SIG WAIT.O;
117
                                  = TRI(SIG WAIT.O, CMD READ);
                                                                 % (in, oe)
                                                                                용
          WT
118
119
          S2U.SC Z[]
                                  = KEY Z[];
120
          S2U.SC D0[]
                                  = KEY D0[];
121
          S2U.SC D1[]
                                  = KEY D1[];
122
          S2U.SC D2[]
                                  = KEY D2[];
123
124
125
          case PS2 CNT BYTE[] is
126
              when B"00" => PS2 DEBUG PORT[] = 0;
              when B"01" \Rightarrow PS2 DEBUG PORT[] = 1;
127
128
              when B"10" => PS2_DEBUG_PORT[] = 3;
129
              when B"11" \Rightarrow PS2 DEBUG PORT[] = 7;
130
     -- end case;
131
132
          PS2_DEBUG_PORT[] = (Q1, Q0, GND, GND, GND, QB2, QB1, QB0);
133
134
          % tristate output data to D[] bus %
135
          TRI D[].oe
                                  = CMD READ;
          TRI D[].in
                                  = DFF DATA[];
136
137
          DATA[]
                                  = TRI D[];
          -- DATA[] = DFF DATA[];
138
139
140
          % Hardwired byte from frame %
141
          PS2 BYTE[] = (PS2 FRAME8, PS2 FRAME7, PS2 FRAME6, PS2 FRAME5, PS2 FRAME4, PS2 FRAME3, PS2 FRAME2, PS2 FRAME1);
142
          % Secure input of ps2 clock %
143
          DFF 1 PS2 CLK.D = PDATA IN1;
144
          DFF_2_PS2_CLK.D = DFF_1_PS2_CLK.Q;
145
146
          % Secure input of ps2 data %
147
          DFF 1 PS2 DATA.D = PDATA IN0;
          DFF 2 PS2 DATA.D = DFF 1 PS2 DATA.Q;
148
```

```
149
150
          % Bus %
151
          if(ADDR[] == ps2 addr & IORO == GND & RD == GND) then
152
                  % Command read %
153
                  CMD READ.D = VCC_i
154
          else
155
                  CMD READ.D = GND;
156
          end if;
157
158
          case AUT PS2 BUS is
159
              % Wait for command from uC %
160
              when SPB0 => CMD READ.D = CMD READ.Q;
161
                           KEY Z[] = B"00000000";
162
                           KEY D0[] = B"00000000";
163
                           KEY D1[] = B"00000000";
164
                           KEY D2[] = B"000000000";
165
                           PS2\_CNT\_BYTE[] = B"00";
                           CNT DATA[] = B"00000000";
166
167
                           DFF DATA[] = 0;
168
169
                           if(CMD_READ.Q == 1) then
170
                               SIG WAIT.D = GND;
171
                               -- activate reciever
172
                               AUT PS2 BUS = SPB1;
173
                           else
174
                               -- unblock after reset
175
                               SIG_WAIT.D = GND;
176
                               AUT PS2 BUS = SPB0;
177
                           end if;
178
              % Wait for frame %
179
              when SPB1 => CMD_READ.D = CMD_READ.Q;
180
                           KEY Z[] = KEY_Z[];
181
                           KEY DO[] = KEY DO[];
182
                           KEY D1[] = KEY D1[];
183
                           KEY_D2[] = KEY_D2[];
184
                           CNT_DATA[] = CNT_DATA[];
185
                           DFF DATA[] = DFF DATA[];
```

Page 5 of 10 Revision: Microcontroller

```
PS2_IN.tdf
Date: May 31, 2011
  186
                              PS2_CNT_BYTE[] = PS2_CNT_BYTE[];
  187
  188
  189
                              if(PS2 BYTE READY.Q == 1) then
  190
                                 AUT PS2 BUS = SPB2;
  191
                              else
  192
                                 AUT PS2 BUS = SPB1;
  193
                              end if;
  194
  195
                % Check if frame data is "F0" %
  196
                when SPB2 => CMD_READ.D = CMD_READ.Q;
  197
                             KEY Z[] = KEY Z[];
  198
                             KEY DO[] = KEY DO[];
  199
                             KEY D1[] = KEY D1[];
  200
                              KEY D2[] = KEY D2[];
  201
                              CNT DATA[] = CNT DATA[];
  202
                              DFF_DATA[] = DFF_DATA[];
  203
                              PS2 CNT BYTE[] = PS2 CNT BYTE[];
  204
  205
                              if(PS2 BYTE[] == B"11110000") then
  206
                                 AUT_PS2_BUS = SPB3;
  207
                              else
  208
                                 AUT PS2 BUS = SPB1;
  209
                              end if;
  210
  211
                % Wait for data frame ( after "F0" comes scancode of key ) %
  212
                when SPB3 => CMD READ.D = CMD READ.Q;
  213
                             KEY_Z[] = KEY_Z[];
  214
                             KEY DO[] = KEY DO[];
  215
                             KEY D1[] = KEY D1[];
  216
                              KEY_D2[] = KEY_D2[];
  217
                              CNT DATA[] = CNT DATA[];
  218
                              DFF DATA[] = DFF DATA[];
  219
                              PS2 CNT BYTE[] = PS2 CNT BYTE[];
  220
  221
                              if(PS2_BYTE_READY.Q == 1) then
  222
                                 AUT PS2 BUS = SPB4;
```

Page 6 of 10 Revision: Microcontroller

```
Date: May 31, 2011 PS2_IN.tdf Project: Microcontroller
```

```
223
                           else
224
                               AUT PS2 BUS = SPB3;
225
                           end if;
226
              % Write key scancode into correct buffer %
227
228
              when SPB4 => CMD_READ.D = CMD_READ.Q;
229
                           KEY Z[] = KEY Z[];
230
                           KEY_D0[] = KEY_D0[];
231
                           KEY D1[] = KEY D1[];
232
                           KEY D2[] = KEY D2[];
233
                           CNT DATA[] = CNT DATA[];
234
                           DFF DATA[] = DFF DATA[];
235
                           PS2 CNT BYTE[] = PS2 CNT BYTE[]+1;
236
237
238
                           case PS2 CNT BYTE[] is
239
                               when 0 => KEY_Z[] = PS2_BYTE[];
240
                                         AUT PS2 BUS = SPB1;
241
                               when 1 => KEY D2[] = PS2 BYTE[];
242
                                         AUT PS2 BUS = SPB1;
243
                               when 2 => KEY_D1[] = PS2_BYTE[];
244
                                         AUT PS2 BUS = SPB1;
245
                               when 3 => KEY D0[] = PS2 BYTE[];
246
                                         AUT PS2 BUS = SPB5;
247
                            end case;
248
249
              % Convert ZDDD to U2 and put it on data bus %
250
              when SPB5 => CMD_READ.D = CMD_READ.Q;
251
                           KEY Z[] = KEY Z[];
252
                           KEY D0[] = KEY D0[];
253
                           KEY_D1[] = KEY_D1[];
254
                           KEY D2[] = KEY D2[];
255
                           CNT DATA[] = CNT DATA[];
256
                           PS2 CNT BYTE[] = PS2 CNT BYTE[];
257
258
                           -- DEBUG
259
                           DFF DATA[] = S2U.U2 LS[];
```

Page 7 of 10 Revision: Microcontroller

```
260
                            --DFF DATA[] = B"00000101";
261
262
                           if( CNT DATA[] < 20 ) then</pre>
263
                               AUT PS2 BUS = SPB6;
264
                            else
265
                               AUT_PS2_BUS = SPB7;
266
                            end if;
267
268
              % Extend wait signal %
269
              when SPB6 => CMD READ.D = CMD READ.O;
270
                           KEY Z[] = KEY Z[];
271
                           KEY_D0[] = KEY_D0[];
272
                           KEY D1[] = KEY D1[];
273
                           KEY D2[] = KEY D2[];
274
                           CNT DATA[] = CNT DATA[]+1;
275
                           PS2 CNT BYTE[] = PS2 CNT BYTE[];
276
                           DFF_DATA[] = DFF_DATA[];
277
278
                           AUT PS2 BUS = SPB5;
279
              % Remove Wait, and wait for processor read %
280
              when SPB7 => SIG_WAIT.D = VCC;
281
                            CMD READ.D = GND;
282
                           KEY Z[] = KEY Z[];
283
                           KEY_D0[] = KEY_D0[];
284
                           KEY D1[] = KEY D1[];
285
                           KEY D2[] = KEY D2[];
286
                            CNT DATA[] = CNT DATA[];
287
                           PS2_CNT_BYTE[] = PS2_CNT_BYTE[];
288
289
                           DFF DATA[] = DFF DATA[];
290
291
                           if(IORQ == VCC & RD == VCC)then
292
                               AUT PS2 BUS = SPB0;
293
                           else
294
                               AUT_PS2_BUS = SPB7;
295
                            end if;
296
```

Page 8 of 10 Revision: Microcontroller

```
297
          end case;
298
299
          case AUT PS2 is
300
              % PS2 clock down - start bit %
301
              when S0 => PS2 CNT FRAME[] = B"0000";
302
                          PS2 FRAME[] = B"0000000000";
303
                          PS2 BYTE READY.D = GND;
304
305
                          if(DFF 1 PS2 CLK.Q == 0 & DFF 2 PS2 CLK.Q == 1) then
306
                               AUT PS2 = S2;
307
                          else
308
                               AUT PS2 = S0;
309
                          end if:
310
              % Wait for clock falling edge %
311
              when S1 => PS2 CNT FRAME[] = PS2 CNT FRAME[];
312
                          PS2 FRAME[] = PS2 FRAME[];
313
                          PS2 BYTE READY.D = GND;
314
315
                          if(DFF 1 PS2 CLK.Q == 0 & DFF 2 PS2 CLK.Q == 1) then
316
                               AUT PS2 = S2;
317
                          else
318
                               AUT PS2 = S1;
319
                          end if;
320
              % Read bit into frame buffer %
321
              when S2 => PS2 CNT FRAME[] = PS2 CNT FRAME[]+1;
322
                          PS2 FRAME[] = (DFF 2 PS2 DATA.Q, PS2 FRAME[10..1]);
323
                          PS2 BYTE READY.D = GND;
324
                          if(PS2_CNT_FRAME[] < 10) then</pre>
325
326
                               AUT PS2 = S1;
327
                          else
328
                               AUT_PS2 = S3;
329
                          end if;
330
              % 11 bit frame is ready %
331
              when S3 => PS2 FRAME[] = PS2 FRAME[];
332
                          PS2_CNT_FRAME[] = PS2_CNT_FRAME[];
333
```

Page 9 of 10 Revision: Microcontroller

339

END;

```
Blok pamieci RAM : 1099B -> ograniczona do 1024B ze wzgledu na ilosc EAB
 2
         Przestrzen adresowa : 0x1000..0x144A (4096..5194)
 3
                             \rightarrow 0x1000..0x1399 (4096..5119)
 4
 5
        Wersia z zatrzaskiwaniem:
 6
         Czas ustalenia sie D przy odczycie: 30ns
 7
             UWAGA: A i D musza byc ustalone na 10ns przed opuszczeniem MRO i RD
 8
         Czas wyjscia z szyny D po odczycie: 15ns
 9
         Czas zapisu: 20ns
10
             UWAGA: A i D musza byc ustalone na 20ns przed opuszczeniem MRO i WR
11
12
    library ieee;
13
    use ieee.std logic 1164.all;
14
    use ieee.std logic arith.all;
15
    library lpm;
    use lpm.lpm components.all;
16
17
    library altera;
18
     use altera.altera primitives components.all;
19
20
     entity RAM is
21
         generic (
                     base addr : natural := 4096; -- adres bazowy w przestrzeni adr
22
                     last addr
                                 : natural := 5119 ); -- ostatni adres w przestrzeni adr
2.3
24
         port ( A : in std_logic_vector (15 downto 0);
25
                 D : inout std logic vector (7 downto 0);
26
         MRQ, RD, WR : in std logic
27
     -- V CSR :out std logic;
28
    -- V CSW : out std logic;
29
    -- V LD : out std logic vector (7 downto 0);
30
     -- V LA : out std logic vector (10 downto 0);
31
     -- V DOUT : out std logic vector (7 downto 0)
32
         );
33
34
     end entity RAM;
35
36
     architecture arch RAM of RAM is
37
         signal CSEL, CSW, CSR : std logic; -- zdekodowane sygnal wyboru pamieci RAM
```

Page 1 of 3 Revision: Microcontroller

```
38
                     : std logic vector (7 downto 0);
                                                           -- zalatchowany sygnal D[]
39
         signal LA
                    : std logic vector (10 downto 0);
                                                          -- zalatchowany sygnal A[]
40
         signal DOUT : std logic vector (7 downto 0);
                                                           -- sygnal wyjsciowy D[]
41
42
         begin
43
             V CSR <= CSR;
44
             V CSW <= CSW;
45
             V LA <= LA;
46
             V LD <= LD;
47
             V DOUT <= DOUT;
48
49
             -- zatrzasnij D[] i A[] dla WR
50
         11: process (A, MRQ, WR, D, LA, LD) is
51
             begin
52
                 if ((MRQ = '1')) and (WR = '1')) then
53
                     LD <= D;
54
                     LA \ll A(10 \text{ downto } 0);
55
                 else
56
                     I_1D <= I_1D_i
57
                     LA <= LA;
58
                 end if;
59
             end process 11;
60
61
         -- zdekodowanie sygnalu WR
62
         sw: process (A, MRO, WR) is
63
             begin
64
                 if (((unsigned(A))>=base addr) and ((unsigned(A))<=last addr) and (MRQ='0') and (WR='0'))</pre>
65
                      then CSW <= '1'; else CSW <= '0'; end if;
66
             end process sw;
67
68
         -- zdekodowanie sygnalu RD
69
         sr: process (A, MRQ, RD) is
70
             begin
71
                 if (((unsigned(A))>=base addr) and ((unsigned(A))<=last addr) and (MRQ='0') and (RD='0'))</pre>
72
                      then CSR <= '1'; else CSR <= '0'; end if;
73
             end process sr;
74
```

```
e0: lpm_ram_dq
75
            generic map (LPM_WIDTH=>8, LPM_WIDTHAD=>10, LPM_NUMWORDS=>1024,
76
77
                    LPM_INDATA => "UNREGISTERED", LPM_OUTDATA => "UNREGISTERED",
78
                    LPM ADDRESS CONTROL => "UNREGISTERED")
            port map (data => LD, address=> LA(9 downto 0), we => CSW, q => DOUT);
79
80
        t1: lpm_bustri
81
            generic map (LPM WIDTH=>8)
82
            port map (data => DOUT, enabledt => CSR, tridata => D);
83
84
    end architecture arch RAM;
85
```

```
1 -- Blok pamieci ROM : 90B
    -- Przestrzen adresowa : 0x0000...0x0059 (0...89)
    -- Czas ustalenia sie D przy odczycie : 25ns
    -- Czas wyjscia z D po cofnieciu MREQ i RD : 20ns
    -- Poniewaz T(CPU) = 1/f = 50ns > 25ns, ROM nie wystawia sygnalu WT.
    library ieee;
    use ieee.std logic 1164.all;
9 use ieee.std logic arith.all;
10 library lpm;
11 use lpm.lpm components.all;
    library altera;
12
13
    use altera.altera primitives components.all;
14
15
    entity ROM is
16
        generic ( last addr : natural := 89 ); -- ostatni adres w przestrzeni adr
17
18
        port ( A : in std logic vector (15 downto 0);
19
                D : inout std logic vector (7 downto 0);
20
            MRO, RD : in std logic );
21
22
     end entity ROM;
23
24
     architecture arch ROM of ROM is
25
         signal CSEL: std logic; -- zdekodowany sygnal wyboru pamieci ROM przez CPU
26
        begin
27
28
        cs: process (A, MRQ, RD) is
29
            begin
30
                if (((unsigned(A))<=last addr) and (MRQ='0') and (RD='0'))</pre>
                     then CSEL <= '1'; else CSEL <= '0'; end if; -- chip select
31
32
             end process cs;
33
34
        e0: 1pm rom
35
             generic map (LPM_WIDTH=>8, LPM_WIDTHAD=>7, LPM_NUMWORDS=>90,
36
                    LPM_FILE=>"cpu_asm_test.mif", LPM_OUTDATA => "UNREGISTERED",
37
                    LPM ADDRESS CONTROL => "UNREGISTERED",
```

Page 1 of 2 Revision: Microcontroller

Date: May 31, 2011 ROM.vhd Project: Microcontroller

Page 2 of 2 Revision: Microcontroller

```
TITLE "Scancode to BCD conversion";
2
    2______
3
        PS/2 input module : Scancode decoder
4
5
    SUBDESIGN SC TO BCD
6
        SC[7..0] : input; -- Scancode input BCD[7..0] : output; -- BCD output
7
8
9
    BEGIN
10
11
        TABLE
               SC[]
                               BCD[];
12
                H"45"
                               B"00000000";
                       =>
13
                H"16"
                               B"0000001";
14
                H"1E"
                       =>
                               B"0000010";
15
                H"26"
                               B"0000011";
16
                H"25"
                               B"00000100";
17
                H"2E"
                               B"00000101";
18
                H"36"
                               B"00000110";
19
                H"3D"
                       =>
                               B"00000111";
20
               H"3E"
                               B"00001000";
21
               H"46"
                               B"00001001";
22
                -- debug
23
               H"0F"
                               B"0000001";
24
                H"8F"
                               B"0000010";
25
        END TABLE;
26
    END;
```

```
TITLE "Scancode to U2 conversion";
     2_____
 3
        PS/2 input module : ZDDD -> U2 converter.
 4
 5
    INCLUDE "SC TO BCD.inc";
 6
 7
    SUBDESIGN SC TO U2
 8
9
        GEN
                           : input;
                                           -- 20MHz clock
                           : input;
10
        RESET
                                          -- Reset signal from uC
11
12
        SC Z[7..0]
                           : input;
                                           -- Z
                                           -- D
13
        SC D0[7..0]
                           : input;
                           : input;
                                           -- D
14
        SC D1[7..0]
15
        SC D2[7..0]
                           : input;
                                           -- D
16
17
        U2 MS[7..0]
                                           -- Output most significant (not used)
                     : output;
                                           -- Output less significant
18
        U2 LS[7..0]
                           : output;
19
20
    VARIABLE
21
        SIGN
                           : DFF;
                                           -- Sign of number
22
        S2B0
                           : SC TO BCD;
                                           -- Digit 0 decoder
23
        S2B1
                          : SC TO BCD;
                                           -- Digit 1 decoder
24
        S2B2
                           : SC TO BCD;
                                           -- Digit 2 decoder
25
                                           -- Digit 0 in BCD
        BCD D0[7..0]
                           : DFF;
26
        BCD D1[7..0]
                           : DFF;
                                           -- Digit 1 in BCD
27
        BCD D2[7..0]
                           : DFF;
                                           -- Digit 2 in BCD
28
        D0[7..0]
                           : DFF;
                                           -- Digit 0 multiplied
29
        D1[7..0]
                           : DFF;
                                           -- Digit 1 multiplied
30
        D2[7..0]
                           : DFF;
                                           -- Digit 2 multiplied
                                           -- Binary from ZDDD
31
        BINARY[7..0]
                           : DFF;
32
                                           -- For binary negation
        NEGATOR[8..0]
                           : DFF;
                                           -- For binary negation
33
        NEGATED[8..0]
                           : DFF;
34
        NEGATION[8..0]
                           : DFF;
                                           -- For binary negation
35
        RESULT[7..0]
                           : DFF;
                                           -- Converter final output
36
    BEGIN
37
        % Clock %
```

Page 1 of 3 Revision: Microcontroller

```
40
         BCD D1[].CLK
                              = GEN;
41
         BCD D2[].CLK
                              = GEN;
42
         D0[].CLK
                              = GEN;
43
         D1[].CLK
                              = GEN;
44
         D2[].CLK
                              = GEN;
45
                              = GEN;
         BINARY[].CLK
46
         NEGATOR[].CLK
                              = GEN;
47
                              = GEN;
         NEGATED[].CLK
48
         NEGATION[].CLK
                              = GEN;
49
         RESULT[].CLK
                              = GEN;
50
51
         % Reset %
52
         SIGN.CLRN
                              = RESET;
53
         BCD D0[].CLRN
                              = RESET;
54
         BCD_D1[].CLRN
                              = RESET;
55
         BCD D2[].CLRN
                              = RESET;
56
         D0[].CLRN
                              = RESET;
         D1[].CLRN
57
                              = RESET;
58
         D2[].CLRN
                              = RESET;
59
         BINARY[].CLRN
                              = RESET;
60
         NEGATOR[].CLRN
                              = RESET;
61
                              = RESET;
         NEGATED[].CLRN
62
         NEGATION[].CLRN
                              = RESET;
63
         RESULT[].CLRN
                              = RESET;
64
65
         % SC to BCD %
         S2B0.SC[] = SC D0[];
66
         BCD_D0[] = S2B0.BCD[];
67
68
69
         S2B1.SC[] = SC_D1[];
70
         BCD_D1[] = S2B1.BCD[];
71
72
         S2B2.SC[] = SC_D2[];
73
         BCD_D2[] = S2B2.BCD[];
74
```

Page 2 of 3 Revision: Microcontroller

```
75
         % Multiplication %
         D0[] = BCD_D0[];
76
77
         D1[] = BCD D1[]*10;
78
         D2[] = BCD D2[]*100;
79
80
         % Sum %
         BINARY[] = D0[] + D1[] + D2[];
81
82
83
         % Sign %
         if( SC_Z[] == H"4E" ) then
84
             -- Sign is "-" so convert to U2
85
86
            NEGATOR[] = B"100000000";
            NEGATED[] = (GND, BINARY[7..0]);
87
88
            NEGATION[] = NEGATOR[] - NEGATED[];
            RESULT[] = (NEGATION[7..0]);
89
90
         else
91
             RESULT[] = BINARY[];
92
         end if;
93
         % Return result %
94
         U2_LS[] = RESULT[];
95
96
         % Future extension? %
97
         U2 MS[] = (GND, GND, GND, GND, GND, GND, GND, GND);
98
     END;
```

```
TITLE "Konwerter liczby U2 (8bit) na 4 znaki ASCII: ZDDD";
2
 3
    Z - '+' lub '-'
    D - 0..9
 5
6
    INCLUDE "bcd_sumator.inc";
7
8
    SUBDESIGN U2 TO ASCII
9
10
        U2I[7..0] : input;
11
        Z[7..0] : output;
        D2[7..0]
12
                  : output;
        D1[7..0] : output;
13
        D0[7..0]
14
                  : output;
15
    )
16
17
    VARIABLE
18
        BCD[7..0] : NODE;
19
        U2[7..0]
                    : NODE;
20
        S0
                    : bcd sumator;
21
        S1
                    : bcd_sumator;
22
        S2
                    : bcd sumator;
23
        S3
                    : bcd sumator;
24
25
    BEGIN
26
        SO.CIN = U2I[7]; % jesli liczba ujemna, dodajemy 1 %
27
        if (U2I[7]==1) then U2[] = !U2I[]; % negacja na potrzeby dodawania %
28
            else
                            U2[] = U2I[];
29
        end if;
30
31
        S0.XX[] = (0,0,0,0,0,U2[2],U2[1],U2[0]);
32
        S0.YY[] = (0,0,0,0,U2[3],0,0,0);
33
        S1.XX[] = S0.ZZ[];
34
        S1.CIN = S0.NAD;
35
        S2.CIN = S1.NAD;
36
        S3.CIN = S2.NAD;
37
```

Page 1 of 2 Revision: Microcontroller

```
38
         % 16 %
39
         if (U2[4]==1) then S1.YY[] = (0,0,0,1,0,1,1,0);
                             S1.YY[] = (0,0,0,0,0,0,0,0);
40
41
         end if;
42
         S2.XX[] = S1.ZZ[];
43
44
         % 32 %
45
         if (U2[5]==1) then S2.YY[] = (0,0,1,1,0,0,1,0);
46
             else
                             S2.YY[] = (0,0,0,0,0,0,0,0);
47
         end if;
48
         S3.XX[] = S2.ZZ[];
49
         % 64 %
50
51
         if (U2[6]==1) then S3.YY[] = (0,1,1,0,0,1,0,0);
52
                             S3.YY[] = (0,0,0,0,0,0,0,0);
             else
         end if;
53
54
         BCD[] = S3.ZZ[];
55
56
         % wyznaczenie wartosci znakow ASCII %
57
         if (U2I[7]==1) then Z[] = H"2D";
                                             응 '-' 응
58
             else
                             Z[] = H"2B";
                                             응 '+' 응
         end if;
59
60
         D2[] = (0,0,1,1,0,0,0,S3.NAD);
         D1[] = (0,0,1,1,BCD[7],BCD[6],BCD[5],BCD[4]);
61
62
         D0[] = (0,0,1,1,BCD[3],BCD[2],BCD[1],BCD[0]);
63
     END;
```