


Assignment 1

February 7, 2023 2:36 PM

Alex Bartella - 400308868

- Implement the logic function f given in the truth table below, using only NOT gates and one 4-to-1 multiplexer.

w_1	w_2	w_3	f
0	0	0	0 w_3
0	0	1	0 w_3
0	1	0	0 w_3
0	1	1	1 w_3
1	0	0	1 \bar{w}_3
1	0	1	0 \bar{w}_3
1	1	0	1 \bar{w}_3
1	1	1	1 w_3



- Give a (minimized) gate-level implementation of a circuit that converts a 3-bit binary number to the corresponding 3-bit Gray code representation. If you have not seen it before, you may need to look up what Gray codes are.

x_2	x_1	x_0	y_2	y_1	y_0
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	1
0	1	1	0	1	0
1	0	0	1	1	0
1	0	1	1	1	1
1	1	0	1	0	1
1	1	1	1	0	0

y_2 :

$x_2 \backslash x_1$	00	01	11	10
0	0	0	1	1
1	0	0	1	1

$$y_2 = x_2$$

y_1 :


$x_2 \backslash x_1$	00	01	11	10
0	0	1	0	1
1	0	1	0	1

$$y_1 = \bar{x}_1 x_2 + x_1 \bar{x}_2$$

y_0 :


$x_2 \backslash x_1$	00	01	11	10
0	0	1	1	0
1	1	0	0	1

$$y_0 = x_2 \bar{x}_1 + \bar{x}_2 x_1$$



3. We wish to implement a circuit that has input w and output z . The circuit must generate $z = 1$ when the previous four values of w were 1001 or 1111; otherwise $z = 0$.


- Give a Moore FSM model for the system.
- Give a circuit implementation of this using D flip-flops and necessary logic gates.
- Give an implementation of this system in Verilog.



(b) Give a circuit implementation of this using D flip-flops and necessary logic gates.

$$w = A, B, C, D$$

1001
1111



(c) Give an implementation of this system in Verilog.


```
module four_values(input w, clk, output reg z);
    reg P0, P1, P2, P3;

    always @(posedge clk) begin
        P3 <= P2;
        P2 <= P1;
        P1 <= P0;
        P0 <= w;
    end

    assign z = (P3 & P2 & P1 & P0) | (P3 & ~P2 & ~P1 & P0);
endmodule
```

4. Consider the following Moore FSM, with input x and output z . Derive an equivalent state machine with the minimum number of states.

Present State	Next State		Output
	$x = 0$	$x = 1$	
A	B	C	0
B	D	E	0
C	F	G	0
D	A	A	0
E	A	A	1
F	A	A	0
G	A	A	1



x_1	x_0	z
0	0	0
0	1	1
1	0	0
1	1	1

