

Student Number	
Surname	
Given Name	

FINAL EXAMINATION

April 2022 Final Exams

ELECENG 3N03

Instructor: Matiar Howlader

Examination Duration: 150 minutes

Uploading Time: 15 min

Exam Instructions:

Materials Permitted During the Exam Time Period:

The McMaster Standard Calculators (Casio FX-991MS/MS+) are the only calculators approved for this exam. No other aids are permitted. (**No electronic aids are permitted e.g. laptops, phones**).

Instructions to Students:

- Write your Last Name and Student Number at the top of <u>EACH</u> page. Pages missing this information will not be marked.
- b) This test paper has 4 pages and 6 questions. A formula sheet is provided on pages 6-11. Page 5 is blank. Verify you have a complete paper. You are responsible for ensuring that your copy of the paper is complete.
- c) All questions are required.
- d) You MUST SHOW YOUR WORK (DETAILED SOLUTION STEPS) TO GET FULL MARKS.
- e) You are responsible for submitting your solutions in the final exam Dropbox no later than <u>30</u> <u>MINUTES</u> after the exam due. Late submissions will result in recursive mark deductions. Each 1 min late for the first 5-mins results in 1 mark deduction. After the first 5-mins, every extra minute late results in 5 marks deduction.
- f) You can submit your <u>HAND-WRITTEN</u> solutions in any of the following file formats (pdf, mpeg, png, jpg, and tiff). You are responsible for ensuring that your submitted file(s) are <u>CLEAR</u>, <u>READABLE</u>, and <u>NON-CORRUPTED</u>. Any corrupted (that cannot be opened), or non-clear (that cannot be easily read or with low-resolution), the file will not be marked.
- g) By submitting your work, you certify that the work represents solely your independent efforts. You confirm that you are expected to exhibit honesty and use ethical behaviour in all aspects of the learning process. You confirm that it is your responsibility to understand what constitutes academic dishonesty under the Academic Integrity Policy.


Link: https://secretariat.mcmaster.ca/app/uploads/Academic-Integrity-Policy-1-1.pdf

Good luck and have a great summer break!

FINAL EXAMINATION

Question 1 (7 Marks):

Sketch the output voltage waveform for the following circuit shown in **Figure 1** assuming practical model. Note: Step by step calculation must be shown.




Q1. Figure 1

Question 2 (10 Marks):

A noninverting summing amplifier is given in **Figure 2**. Assume the op-amp is ideal. Design the circuit so that $v_0 = v_a + 2v_b + 3v_c$.


- (a) Specify the numerical values of R_a and R_c .
- (b) Calculate v_a , v_b , and v_c when $v_a=0.7~V$, $v_b=0.4~V$, and $v_c=1.1~V$.



Q2. Figure 2

Question 3 (7 Marks):


Determine the input resistance at the source terminal, the total input resistance, the voltage gain of the amplifier given below in **Figure 3**. Given values are g_m =2800 μ S, V_{DD} =8 V, R_D =10 $k\Omega$, R_S =2.2 $k\Omega$, R_L =10 $k\Omega$, C_1 =10 μ F, and C_2 =10 μ F.



Question 4 (7 Marks):

For the common-source amplifier shown in **Figure 2**, $V_{GS(th)}=1.6$ V and $g_m=30$ mS. If $I_{D(ON)}=180$ mA at $V_{GS}=2.5$ V, and $V_{in}=50$ mV,

- (a) Calculate the DC biasing gate-to-source voltage.
- (b) Find the drain current ID.
- (c) Find the drain-to-source voltage V_{DS}.
- (d) Calculate the value of Vout.




Q4. Figure 4

Question 5 (7 Marks):

The circuit shown in Figure 5 is a common-collector amplifier stage implemented with a npn silicon transistor and a single DC supply $V_{CC} = 12 \text{ V}$. Determine V_{CEQ} at the DC operating (Q) point.

$$R_0 = 16\Omega$$
 $\beta = 130$ $R_1 = 82 \text{ k}\Omega$ $R_2 = 22 \text{ k}\Omega$ $R_S = 0.7 \text{ k}\Omega$ $R_E = 0.5 \text{ k}\Omega$.




Q5. Figure 5

Question 6 (12 Marks):

A BJT amplifier is shown below in Figure 6.

- (a) Determine the DC operating point of the device.
- (b) Find the voltage gain of this amplifier.
- (c) What is the input resistance?
- (d) What is the output resistance?
- (e) When two stages of this amplifier are cascaded where the first stage is connected to a source with an input impedance of 1.0 $k\Omega$ and the second stage is connected to a load of 6.8 $k\Omega$, what is the loaded gain of the two-stage amplifier?



Page 4 of 11

END OF THE QUESTIONS SIX PAGES FORMULA SHEET IS IN THE FOLLOWING PAGES FORMULAS ARE ON THE NEXT PAGES: 6-11

Some equations you may need:

Diodes

$$I_{\rm F} = \frac{V_{bias}}{R_{Limit}}$$

$$I_{F} = \frac{V_{bias} - V_{F}}{R_{Limit}}$$

$$I_F = \frac{V_P}{\pi}$$

$$I_{F} = \frac{2V_{P}}{\pi}$$

$$PIV = V_{P(in)}$$

$$PIV = 2V_{P(in)} + 0.7 \text{ V}$$

$$PIV = V_{P(out)} + 0.7 V$$

$$V_{p(out)} = V_{P(sec)} - 1.4 V$$

$$V_{p(out)}=V_P-0.7 V$$

$$V_{p(out)} = \frac{V_{sec}}{2} - 0.7 V$$

Ripple factor(r) =
$$\frac{V_{r(pp)}}{V_{DC}}$$

Line regulation =
$$(\frac{\Delta V_{out}}{\Delta V_{in}})$$
 100%

Load regulation =
$$\left(\frac{V_{NL} - V_{FL}}{V_{FL}}\right) 100\%$$

Zener impedance
$$(Z_z) = \frac{\Delta V_z}{\Delta I_z}$$

OP-AMP

$$CMRR = \frac{A_{ol}}{A_{cm}}$$

$$CMRR = 20 \log \left(\frac{A_{ol}}{A_{cm}} \right)$$

Slew rate=
$$\frac{\Delta V_{out}}{\Delta t}$$

$$A_{cl(NI)} = 1 + \frac{R_f}{R_i}$$

Ideal diode model

Practical diode model

Half wave average value

Full wave average value

Peak inverse voltage, half wave rectifier

Peak inverse voltage, center tapped rectifier

Peak inverse voltage, bridge rectifier

Bridge full wave output

Peak half wave rectifier output (silicon)

Center tapped full wave output

Common-mode rejection ratio

Common-mode rejection ratio (dB)

Slew rate

Voltage gain (non-inverting)

$$A_{cl(VF)} = 1$$

Voltage gain (follower)

$$A_{cl(I)} = -\frac{R_f}{R_i}$$

Voltage gain (inverting)

$$V_{UTP} = \frac{R_2}{R_1 + R_2} \left(+V_{\text{out(max)}} \right)$$

Upper trigger point

$$V_{\rm LTP} = \frac{R_2}{R_1 + R_2} \left(-V_{\rm out}(max) \right)$$

Lower trigger point

$$V_{HYS} = V_{UTP} - V_{LTP}$$

Hysteresis voltage

$$V_{out} = -(V_{IN1} + V_{IN2} + ... + V_{INn})$$

n-input adder

$$V_{out} = -\frac{R_f}{R_i} (V_{IN1} + V_{IN2} + ... + V_{INn})$$

Adder with gain)

$$V_{out} = -\left(\frac{R_f}{R_1}V_{IN1} + \frac{R_f}{R_2}V_{IN2} + \dots + \frac{R_f}{R_n}V_{INn}\right)$$

Scaling adder with gain

$$\frac{\Delta V_{out}}{\Delta t} = -\frac{V_{in}}{R_i C}$$

Integrator output rate of change

$$V_{out} = -\left(\frac{V_c}{t}\right) R_f C$$

Differentiator output voltage with ramp input

JFET & MOSFET

1.
$$I_D \cong I_{DSS} (1 - \frac{V_{GS}}{V_{GS(off)}})^2$$

2.
$$g_m = g_{m0} (1 - \frac{v_{GS}}{v_{GS(off)}})$$

3.
$$g_{m0} = \frac{2I_{DSS}}{|V_{GS(off)}|}$$

4.
$$I_D = K(V_{GS} - V_{GS(th)})^2$$

5.
$$g_m = \frac{\Delta I_D}{\Delta V_{GS}}$$

$$6. R_{IN} = \left| \frac{v_{GS}}{l_{GSS}} \right|$$

7. Self Bias (n-channel J-FET):

$$V_{DS} = V_{DD} - I_D(R_D + R_S)$$

8. $R_S = |\frac{V_{GS}}{I_D}|$

8.
$$R_S = |\frac{V_{GS}}{I_S}|$$

9.
$$R_{DS} \cong \frac{V_{DS}}{I_D}$$

10.
$$V_{GS} = (\frac{R_2}{R_1 + R_2}) V_{DD}$$

E-MOSFET voltage divider bias

11. D-MOSFET:

$$V_{DS} = V_{DD} - I_{DSS}R_D$$

Common source amplifier

(JFET self bias)

- 1. $I_D = I_{DSS} (1 \frac{I_D R_S}{V_{GS(off)}})^2$
- $2. \quad A_V = -g_m R_d$
- 3. $R_{in} = R_G || (\frac{V_{GS}}{I_{GSS}})$

D-MOSFET zero bias

- 1. $I_D = I_{DSS}$
- $2. \quad A_V = g_m R_d$
- $3. R_{in} = R_G || \left(\frac{V_{GS}}{I_{GSS}} \right)$

E-MOSFET voltage divider bias

- 1. $I_D = K(V_{GS} V_{GS(th)})^2$
- $2. \quad A_V = g_m R_d$
- 3. $R_{in} = R_1 || R_2 || (\frac{V_{GS}}{I_{GSS}})$

Common drain amplifier

(JFET self bias)

- 1. $I_D = I_{DSS} (1 \frac{V_{GS}}{V_{GS(off)}})^2$
- 2. $A_V = \frac{g_m R_s}{1 + g_m R_s}$ 3. $R_{in} = R_G || (\frac{V_{GS}}{I_{GSS}})$

Common gate Amplifier

(JFET self bias)

- 1. $I_D = I_{DSS} (1 \frac{I_D R_S}{V_{GS(off)}})^2$
- $2. \quad A_V = g_m R_d$
- 3. $R_{in} = (\frac{1}{g_m})||(R_s)||$

Cascode amplifier

(Common gate amplifier)

1.
$$A_V \cong g_{m(CG)}X_L$$

Bipolar Junction Transistors

$$1. \quad I_E = I_C + I_B$$

$$2. \quad \beta_{DC} = \frac{I_C}{I_B}$$

3.
$$V_{EE} \cong 0.7 V$$

$$4. \quad I_B = \frac{V_{BB} - V_{BE}}{R_B}$$

$$5. \quad V_{CE} = V_{CC} - I_C R_C$$

6.
$$V_{CB} = V_{CC} - V_{BE}$$
7. $A_V \cong \frac{R_C}{r'_e}$

7.
$$A_V \cong \frac{R_C}{r_s'}$$

8.
$$V_{CE(cutoff)} = V_{CC}$$

9.
$$I_{C(sat)} = \frac{V_{CC} - V_{CE(sat)}}{R_C}$$

$$10. I_{B(min)} = \frac{I_{C(sat)}}{\beta_{DC}}$$

Transistor currents

DC current gain

Base-to-emitter voltage (silicon)

Base current

Collector-to-emitter voltage (common-emitter)

Collector-to-base voltage

Approximate ac voltage gain

Cutoff condition

Collector saturation current

Minimum base current for saturation

BJT Bias Circuits

Voltage-Divider Bias

1.
$$V_B \cong \left(\frac{R_2}{R_1 + R_2}\right) V_{CC}$$

$$2. \quad V_E = V_B - V_{BE}$$

$$3. \quad I_C \cong I_E = \frac{V_E}{R_E}$$

$$4. \quad V_C = V_{CC} - I_C R_C$$

$$5. R_{IN(BASE)} = \frac{\beta_{DC} V_B}{I_E}$$

6.
$$I_E = \frac{V_{TH} - V_{BE}}{R_E + R_{TH}/\beta_{DC}}$$

7.
$$I_E = \frac{-V_{TH} + V_{BE}}{R_E + R_{TH}/\beta_{DC}}$$

6.
$$I_E = \frac{V_{TH} - V_{BE}}{R_E + R_{TH} / \beta_{DC}}$$
7. $I_E = \frac{-V_{TH} + V_{BE}}{R_E + R_{TH} / \beta_{DC}}$
8. $I_E = \frac{V_{TH} + V_{BE} - V_{EE}}{R_E + R_{TH} / \beta_{DC}}$

For a stiff voltage divider

Emitter Bias

9.
$$I_E = \frac{-V_{EE} - V_{BE}}{R_E + R_B / \beta_{DC}}$$

Base Bias

10.
$$V_{CE} = V_{CC} - I_C R_C$$
11.
$$I_C = \beta_{DC} \left(\frac{V_{CC} - V_{BE}}{R_B} \right)$$

Emitter-Feedback Bias

12.
$$I_E = \frac{V_{CC} - V_{BE}}{R_E + R_B / \beta_{DC}}$$

Collector-Feedback Bias

13.
$$I_C = \frac{V_{CC} - V_{BE}}{R_C + R_B / \beta_{DC}}$$

14. $V_{CE} = V_{CC} - I_C R_C$

BJT Amplifiers

 $r_e' \cong \frac{25mV}{I_E}$ Internal ac emitter resistance

Common-Emitter

 $R_{in(tot)} = R_1 ||R_2||R_{in(base)}$ Total amplifier input resistance, voltage-divider bias

 $R_{in(base)} = \beta_{ac} r'_{e}$ Input resistance at base

 $R_{out} \cong R_C$ Output resistance

 $A_v = \frac{R_C}{r_e'}$ Voltage gain, base-to-collector, unloaded

 $A_v = \frac{R_C}{r'_e + R_E}$ Voltage gain without bypass capacitor

 $A_v = \frac{R_c}{r_e'}$ Voltage gain, base-to-collector, loaded, bypassed R_E

 $A_v \cong \frac{R_C}{R_{F_1}}$ Voltage gain, swamped amplifier

 $R_{in(base)} = \beta_{ac}(r'_e + R_{E1})$ Input resistance at base, swamped amplifier

 $A_i = \frac{I_c}{I_c}$ Current gain, input source to collector

 $A_n = A'_v A_i$ Power gain

Common-Collector (Emitter-Follower)

 $A_v \cong 1$

Voltage gain, base-to-emitter

 $R_{in(base)} \cong \beta_{ac} R_e$

Input resistance at base, loaded

 $R_{out} = \left(\frac{R_s}{\beta_{ac}}\right) || R_E$

Output resistance

 $A_i = \frac{I_e}{I_{in}}$

Current gain

 $A_p \cong A_i$

Power gain

 $R_{in} = \beta_{ac1}\beta_{ac2}R_E$

Input resistance, Darlington pair

Common-Base

 $A_v \cong \frac{R_c}{r_e'}$

Voltage gain, emitter-to-collector

 $R_{in(emitter)} \cong r'_e$

Input resistance at emitter

 $R_{out} \cong R_C$

Output resistance

 $A_i \cong 1$

Current gain

 $A_p \cong A_v$

Power gain

Multistage Amplifier

 $A'_{v} = A_{v1}A_{v2}A_{v3} \dots A_{v}$

Overall voltage gain

 $A_{v(dB)} = 20 \log A_v$

Voltage gain expressed in dB

END OF EXAMINATION