Match the	crystal type to the tradeoff.			
~	High current draw			
~	Large physical size	1.	Low-frequency crystal	
~	Low current draw	2.	High-Frequency crystal	
~	Small physical size		(1)	
Question 2 (1	point)			
Any device o	connected to an I ² C bus can pull c	down	both the data and clock lines.	
True				
False				
Question 3 (1	noint)		(2)	
			and a second older data a 4004	
years into the	it register to store Unix Epoch Time e future.	e exte	ends representable dates 1024	
True				
False			(3)	
Question 4 (1	noint)		(3)	
	e following timing diagram, depic	ting	the transmission of a single byte	
SDA SCL clk				
Was this pad bit addressir	cket acknowledged by the addres	sed	slave device? You may assume 7	
Yes.				
O No.				(4)

Question 1 (1 point)

Convert the following binary number, encoded in Binary Coded Decimal (BCD) to a number coded in standard binary. You may assume each decimal digit occupies 4 bits. Note: you must provide your answer in 16 bit binary notation.

0b1000 0111 0001 0000

001000_0111_0001_0000		
A ⁄		(5)
Question 2 (1 point)		
Which of the following are advantages of parallel communication over serial communication?		
Doesn't require a clock signal for synchronization		
Signals do not need to be debounced		
Better data transfer rate		
Less expensive infrastructure	(6)	
Question 3 (1 point)		
Which of the following are shift register operations?		
Read data in all at once and store for later retrieval.		
Data can be read from it one bit at a time.		
Read data in one bit at a time and store for later retrieval.		
Data can be read from it (7)		

over an I ² C bus.	
SDA SCL CIK MANAMANAMANAMANAMANAMANAMANAMANAMANAMAN	
Does this data packet indicate a read or a write request? You may assume 7 bit addressing.	
This is a write request.	
This is a read request.	(8)
Question 1 (1 point)	(6)
The last region of memory (numerically by address) contains the starting addresses of all interrupt service routines.	;
☐ True	
False	(9)
Question 2 (1 point)	
Which of the following are advantages of interrupts versus polling?	
Faster response time	
More power efficient	
More memory efficient	
Allows for multitasking	
Allows for faster clock speeds	
Always brings chips when invited to movie night.	(10)

Consider the following timing diagram, depicting the transmission of a single byte


Question 4 (1 point)

Question 3 (1 point)		
Unix epoch time is defined as the number 1970.	of since 00:00:00	UTS Jan 1,
Minutes		
Milliseconds		
Seconds		
Burgers		
Hours		(11)
Question 4 (1 point)		
Match the following		
Designed for use by kernel processes.		
Designed for use by user programs.	1. MSP	
Stands for "Process Stack Pointer"	2. PSP	
Stands for "Main Stack Pointer"	(12)	
Question 1 (1 point)	(12)	
When an I ² C slave device pulls the data this indicates:	a line low at the end of a by	te transmission,
A stop condition		
A start condition		
A data bit transmission		
An acknowledgement transmission		(13)

Question 2 (1 point)	
Real time clocks normally have an independent power source.	
True False Question 3 (1 point) Interrupt priority is not configurable	
True False (15)	
Question 4 (1 point)	
Consider the following timing diagram, depicting the transmission of a sing over an I ² C bus.	le byte
SDA SCL SCL CIK MANAGAMAN SCL	
Was this packet acknowledged by the addressed slave device? You may as bit addressing.	sume 7
○ No.	
Yes.	(16)
Question 1 (1 point)	
Interrupts are always serviced immediately after the current function is finished executing.	
☐ True☐ False	
(17)	

Question 2 (1 point)

Consider the following timing diagram, depicting the transmission of a single byte over an I²C bus.



Question 3 (1 point)


A falling edge on the I²C data line while the clock line is high indicates

- An acknowledgement transmission
- A stop condition
- A start condition
- A data bit transmission

(19)

Question 4 (1 point)

Consider the following timing diagram, depicting the transmission of a single byte over an I^2C bus.



Does this data packet indicate a read or a write request? You may assume 7 bit addressing.

- This is a read request.
- This is a write request.

Question 1 (1 point)	
An I ² C data bus allows serial communication between up to 32 devices.	
○ True	
False	(21)
Question 2 (1 point)	,
The Unix Millennium Bug iiis caused by overflow in the 32 bit register used in RTC chips.	most
True	
False	(22)
Question 3 (1 point)	
An I ² C master device is responsible for timing the SCL clock signal.	
True	
False	(23)
Question 4 (1 point)	` ,
The reset interrupt handler can be configured to call main() as its ISR	
True	
False	(24)
Question 1 (1 point)	(= :)
the STM32's internal crystal oscillators are not accurate enough to be used time clock functionality.	for real
True	
False	(25)

over an I ² C bus.	
SDA SCL CIK MANAGEMENT SCL	
Assuming 7 bit addressing, what is the address of the receiving slave device? Please provide your answer in binary.	
♣⁄	(26)
Question 3 (1 point)	
Due to crystal inaccuracy, the average digital wristwatch loses about how mutime per day?	ıch
20 seconds	
0.2 seconds	
2 minutes	
2 seconds	
20 milliseconds	(27)
Question 4 (1 point)	
During data transmission, the data line in I^2C should only change while the cloline is high	ock
TrueFalse	(28)
	\ -/

Consider the following timing diagram, depicting the transmission of a single byte

Question 2 (1 point)

Question 1 (1 point)

~	The ISR is executed	
~	Interrupt signal is detected	
~	The values stored in the stack are popped, and written back into register memory.	
~	Main execution is paused	
~	Main execution resumes.	
~	Current execution information is pushed onto the system call stack	(29)

Order the following steps in the servicing of an interrupt.