
1. Consider the following circuit:



(a) Suppose that the propagation delay of an inverter is 1.0 ns. The flip-flops have $t_{clk-q}=1.0$ ns and $t_{su}=1.3$ ns. What is the maximum clock frequency?

$$k_{pd} = lns$$
 $T_{clk} \ge 1.0ns + J \times 1.0ns + 1.3ns$
 $\ge 3.3nS$
 $S_{clk} \le 1/T_{clk}$
 $\le 1/(4.3 \times 10^{-9} s)$
 $\le 232.56 MHZ$

(b) Suppose that for the flip-flops $t_h=1.1$ ns. Explain why the circuit does not operate correctly.

The circuit does not operate correctly because the hold time is less than the total propagation delay (t_clk-q + t_pd from inverters)

$$1.1 < 1.0 + 2*1.0 = 3.0$$

This means that the input data to the flip flop is allowed to change before the output becomes valid (i.e. before the propagation delay time passes), which could cause a race condition for the output value, and the incorrect value could be outputted.

(c) How can clock skew between the two flip-flops remedy the situation in (b)? Give details.

$$t_clk-q + t_pd > t_h + δ$$

3.0 > 1.1 + δ
1.9 > δ

Issues occur when δ < 1.9, so if we can use a clock skew of 2, then the situation is remedied.

2. (a) Give a representation of the decimal number 4.30 in Q6.2. Is there any error in your representation? If so, what is its magnitude?

$$b_{5} \lambda^{5} + b_{4} \lambda^{4} + b_{3} \lambda^{4} + b_{4} \lambda^{4} + b_{4} \lambda^{4} + b_{5} \lambda^{4} + b_{5} \lambda^{2} + b_{5} \lambda^{2}$$

$$00010001_{2} = 4.25 \text{ we can't represent}$$


$$00010010_{2} = 4.50 \text{ exort's } 4.30 \text{ with}$$
Whis precision
$$4.25 \text{ is the closest we can get}$$

$$yagntude et error is 0.05$$

(b) Write a Verilog module that takes two Q6.2 numbers and multiplies them together, with the output in Q6.2 format. The output of your module should have the result of the multiplication as well as a single bit flag that indicates if the result of the multiplication was an overflow.

```
module multiply(input [7:0] a, b, output reg [7:0] c, output reg overflow);
    reg [15:0] c_temp;
    always @(*) begin
        c_temp = (a*b);
        if (c_temp[15:10]>0 && c_temp[9:3]==7'b0)
            overflow = 1'b1;
        else
            overflow = 1'b0;
        c[7:0] = c_temp[9:2];
    end
endmodule
```

- 3. Suppose that we have two numbers, A in Q1.7 format and B in Q2.6 format. Suppose that the result of A + B is assigned to C, which is in Q3.6 format.
 - (a) Give an example of A and B (each in binary representation) such that both A and B are both not zero, $A \neq -B$, but C is zero.



(b) Give a Verilog module that performs the assignment of A + B to C.

```
module add(input signed [7:0] A, B, output reg signed [8:0] C);
  reg signed [8:0] a, b, c_temp;
  reg signed [9:0] c;
  always @(*) begin
        a[8] = A[7]; //preserve sign bits during left padding
        b[0] = 1'b0; //extend least significant bit (right padding)
        a[7:0] = A[7:0];
        b[8:1] = B[7:0];
        c = a + b; //calculate (result in Q2.7)

        c_temp[8:0] = c[8:0]; //remove most significant bit
        C[8:0] = c_temp[8:0] >>> 1; //shift right
        end
endmodule
```