

# Digital Pixel Sensor

Simen Domaas, Abasin Essa  
v1.0

November 19, 2021

## Abstract

The design and modeling of a 2x2 pixel array with CMOS technology will be described. The system uses an ADC per pixel and row-wise digital readout. Transistors with width  $0.5\mu\text{m}$  and lengths in the range of  $0.1\text{-}0.5\mu\text{m}$  will be used in the design. The system will be implemented and simulated using SPICE and Verilog. Simulations verify that the functionality of the analog and digital part of the system is as intended when the photoresistor in the pixel sensor circuit has a size in the range of  $0.5\text{-}100\text{G}\Omega$ .

# Contents

<b>1</b>	<b>Introduction</b>	<b>4</b>
<b>2</b>	<b>Theory</b>	<b>4</b>
2.1	SPICE . . . . .	4
2.2	Verilog . . . . .	4
2.3	FSM . . . . .	4
<b>3</b>	<b>Implementation</b>	<b>5</b>
3.1	Analog . . . . .	5
3.1.1	Sensor . . . . .	5
3.1.2	Comparator . . . . .	6
3.1.3	Transistor sizes and inversion level . . . . .	8
3.1.4	Memory . . . . .	9
3.2	Digital . . . . .	9
3.2.1	State Machine . . . . .	10
3.2.2	Readout . . . . .	11
<b>4</b>	<b>Results</b>	<b>12</b>
4.1	Analog . . . . .	12
4.1.1	Sensor circuit verification . . . . .	12
4.1.2	Variation in expose time . . . . .	13
4.1.3	Variation in photoresistor values . . . . .	15
4.1.4	Stored memory values . . . . .	16
4.2	Digital . . . . .	16
4.2.1	PixelArray . . . . .	16
4.2.2	PixelTop . . . . .	16
<b>5</b>	<b>Discussion</b>	<b>17</b>
5.1	Analog . . . . .	17
5.1.1	Sensor circuit validation . . . . .	17
5.1.2	Photoresistor variation . . . . .	17
5.1.3	Expose variation . . . . .	18
5.2	Digital . . . . .	18
5.3	Readout . . . . .	19
<b>6</b>	<b>Future work</b>	<b>19</b>
<b>7</b>	<b>Conclusion</b>	<b>19</b>
	<b>References</b>	<b>20</b>

<b>A</b>	<b>Appendix</b>	<b>21</b>
<b>B</b>	<b>Code</b>	<b>22</b>
B.1	Verilog . . . . .	22
B.2	SPICE . . . . .	30

# 1 Introduction

CMOS image sensor technology allows for timers and analog-to-digital converters (ADCs) to be integrated in to a single chip. Implementing ADCs and memory for each pixel offers the advantages of a digital readout and a reduction in analog circuit demands. The readout and analog to digital conversion can be performed in parallel, which increases the speed of the system. CMOS image sensors are also useful as they can be low-powered, which is an important feature in devices such as smart phones and digital cameras.

This report is inspired by [1], a paper which presents the design and implementation of a 352x288 digital pixel sensor with per-pixel ADC and memory. The paper is from 2001, and the high speed digital readout of 10 000 frames per second and 0.18- $\mu\text{m}$  CMOS process is no longer state-of-the-art. Even though the technology described in [1] has been replaced by more advanced methods, such as the ones presented in [2] and [3], the ideas and concepts can be used as fundamentals for further development.

This report describes a theoretical implementation of a 2x2 block of pixels using CMOS technology. The system uses a single slope ADC and a row-wise digital readout. It is implemented and simulated using SPICE and Verilog.

## 2 Theory

### 2.1 SPICE

SPICE, short for *Simulation Program with Integrated Circuits Emphasis*, is a modeling and computer simulation program developed in the 1970s. It is used to predict the behavior and simulate electronic circuits. SPICE offers DC, AC, transient and noise and sensitivity analysis as well as built-in models of components such as transistors and diodes.

### 2.2 Verilog

Verilog is a Hardware Description Language (HDL) and is used to model electronic systems [5, 41]. HDLs allow for the hardware of digital circuits to be described in textual form. Verilog is a behavioral abstraction of the circuit which unlike SPICE sacrifices accuracy for the sake of run time.

### 2.3 FSM

A Finite State Machine (FSM) is an abstract machine and mathematical model of computation that can be in one of a finite number of states at any

given time. FSMs are used to model or recognize patterns. When a certain input is given the machine changes its state accordingly.

### 3 Implementation

The system is implemented as a combination of an analog and a digital system. The analog part uses the analog input that is light and converts this to a digital output. The digital combines multiples of the analog pixels and controls the readout and the different states of the system. The code used to implement the system in SPICE and Verilog can be found in [B].

#### 3.1 Analog

Figure 1 illustrates a simple block diagram of a pixel. The analog system for a pixel consists of a sensor circuit, a comparator and an 8-bit memory. This section explains the design and the functionality of each subsystem. The various subsystems were implemented in SPICE.




Figure 1: Complete system block diagram of a pixel.

##### 3.1.1 Sensor

Figure 2 shows the sensor circuit. The main purpose of the circuit is to store the information from detected photons as an analog voltage value  $V_{Store}$ .

The main elements of the circuit is a photoresistor  $R_{Photo}$ , a transfer gate transistor  $M_{Exp}$ , a reset transistor  $M_{Erase}$  and a capacitor  $C_S$ .  $M_{Exp}$  and  $M_{Erase}$  are implemented as switches in figure 2. When  $V_{Erase}$  is high, a reference voltage  $V_{reset}$  is set over  $V_{Store}$  and  $C_S$  is fully charged.

When  $Expose$  is high  $C_S$  will discharge over time and the voltage value  $V_{Store}$  will decrease. The difference in  $V_{Store}$  before and after exposure forms a simplified model of charges generated by the emission of photons.

Table 1 shows the dimensions of  $M_{Exp}$  and  $M_{Erase}$ .  $W$  is the width and  $L$  is the length of the transistors.  $M_{exp}$  and  $M_{Erase}$  were implemented with




Figure 2: Sensor schematic.

NMOS models with higher oxide thickness than the rest of the transistors in the pixel. Thicker oxide minimizes subthreshold and high gate leakage current. Table 2 presents the sizes of  $C_S$  and  $R_{Photo}$  in the implemented circuit.

Table 1: Transistor sizes in the implemented sensor circuit.

Transistor	W	L	W/L
$M_{Exp}$	$0.5\mu\text{m}$	$0.1\mu\text{m}$	5
$M_{Erase}$	$0.5\mu\text{m}$	$0.1\mu\text{m}$	5

Table 2: Values of components used in the pixel sensor.

Component	Value
$C_s$	100 F
$R_{Photo}$	1 G $\Omega$

### 3.1.2 Comparator

Similar to [1], a linear ramp approach is used in the A/D conversion. A linear analog ramp  $V_{Ramp}$  is swept until it exceeds  $V_{Store}$ . Simultaneously, a digital counter iterates from zero. When  $V_{Ramp}$  has a higher value than  $V_{Store}$ , the comparator output  $CompOutput$  switches to zero, and the value of the counter is latched in the pixel's memory.








Figure 4: Current mirror that provides the current in the comparator.

### 3.1.3 Transistor sizes and inversion level

The transistors  $M_{CM1}$  and  $M_{CM2}$  in figure 4 were designed such that they operate in strong inversion. For current mirrors, it is known that  $(\frac{\sigma_{I_D}}{I_D})^2 \propto (\frac{gm}{I_D})^2$  where  $\sigma_{I_D}^2$  is the standard deviation in the current. Current mirrors achieve best matching in strong inversion because strong inversion provides a lower value of  $gm$  [9].

Transistors  $M_1$  and  $M_2$  in figure 3 were designed such that they operate in weak inversion. For a differential pair, it is known that  $\sigma_V^2 \propto (\frac{I_D}{gm})^2$  where  $gm$  is the transconductance of a transistor and  $\sigma_V^2$  is the variance in voltage. Weak inversion provides a higher  $gm$  than strong inversion and hence a better match [9]. However, weak inversion has some disadvantages. For instance it will slow down the transistor. A better matching has been prioritized over the speed of the transistors.

The transistors sizes were selected based on inversion conditions for different transistors and the current in the various parts of the circuits. Two different sizes were selected as basis sizes for all transistors in the comparator which makes the physical realization more practical. Also, SPICE has a certain limitation in the dimensions of a transistor. Table 3 shows the two different sizes  $A$  and  $B$ .  $A$  and  $B$  has the same  $W$ , but different  $L$ .

Table 3: Sizes used in implementation of the ADC.

Size	W	L	W/L
A	$0.5\mu\text{m}$	$0.5\mu\text{m}$	1
B	$0.5\mu\text{m}$	$0.15\mu\text{m}$	3

The information presented in [7] was used to achieve the desired inversion level. Figure A.3 in [A] illustrates the required  $\mu\text{A}/\text{sq}$  ratio needed to achieve a certain inversion level. The parameter  $\text{sq}$  is defined as  $\frac{W}{L}$  of a transistor.

For an NMOS transistor of size  $A$  to achieve strong inversion in the current mirror in figure 4, a ratio of  $6 \mu\text{A}/\text{sq}$  is needed. As  $I_{Bias}$  and  $I_{Copy}$  provide  $1 \mu\text{A}$  in the circuit, 6 transistors were stacked in series to achieve strong inversion. Equation (1) shows how putting transistors in series gives the desired ratio for the current mirror.

$$\frac{I_{Bias/Copy}}{\frac{W}{6 \cdot L}} \implies \frac{1 \mu\text{A}}{\frac{0.5 \mu\text{m}}{6 \cdot 0.5 \mu\text{m}}} = 6 \mu\text{A}/\text{sq} \quad (1)$$

Differential pair transistors  $M_1$  and  $M_2$  were implemented with size  $B$ . If the input signals of the differential pair  $V_{Ramp}$  and  $V_{Store}$  are equal, it is expected that  $I_{Copy} = 1 \mu\text{A}$  divides into two equal sizes. Both  $M_1$  and  $M_2$  will have an  $I_D$  value of  $0.5 \mu\text{A}$ . This condition will result in  $0.15 \mu\text{A}/\text{sq}$  which gives an NMOS transistor near weak inversion based on figure A.3. In an extreme case one can expect  $V_{Store} \gg V_{Ramp}$  and  $I_D \approx 1 \mu\text{A}$  for  $M_1$ . This condition gives approximately  $0.3 \mu\text{A}/\text{sq}$  for  $M_1$  and  $0 \mu\text{A}/\text{sq}$  for  $M_2$ . The chosen dimensions of  $M_1$  and  $M_2$  ensure that transistors operate in the correct inversion level.

The current mirror transistors  $M_3$  and  $M_4$  are PMOS transistors. Because of mobility difference between holes and electrons, the  $\mu\text{A}/\text{sq}$  value will be  $\frac{1}{6}^{th}$  of an NMOS transistor.  $M_3$ ,  $M_4$ ,  $M_7$  and  $M_9$  have size  $A$ .

Lastly, the remaining transistors  $M_6$  was implemented with size  $A$  and  $M_8$  was implemented with size  $B$ .

### 3.1.4 Memory

The memory was implemented using 3T dynamic memory cells [1]. Figure 5 shows one of the eight memory cells of the system. Writing to a memory cell is controlled by *CompOutput*. When *CompOutput* is high the voltage value is stored on the gate of  $M_{10}$ . When *Read* is high,  $M_{11}$  is closed and the stored voltage will be latched into *DataI/O*.

## 3.2 Digital

The digital logic is designed using Verilog and connects multiple pixel sensors, controls the different states of the system and stores data provided by the pixel sensors as digital values. Figure 6 is a block diagram describing the top level block logic. The block *pixelArray* is made up of four *pixelSensor* blocks. The finite state machine (FSM) *pixelState* controls the different states of the system and *pixelTop* is the top level block connecting the FSM and *pixelArray*.




Figure 5: Single memory cell.




Figure 6: Block diagram for the digital part of the system.

### 3.2.1 State Machine

Figure 7 illustrates the finite state machine controlling the states of the system. The FSM is based on the FSM given in [4] and has six states: *IDLE*, *ERASE*, *EXPOSE*, *CONVERT*, *READ1* and *READ2*. The two read states are used when reading from the two different rows in the 2x2 pixel array.

When the system is in *READ1* a signal *read1* is set to logic high while the other four signals are low. *ERASE*, *CONVERT*, *READ2* and *EXPOSE* are implemented the same way setting only their respective signals high. *IDLE* resets all signals including the counter used for the timing of each state before transitioning to the next state.




Figure 7: State diagram with all six states.

### 3.2.2 Readout

The readout of data happens row by row. The two rows in the 2x2 pixel array use separate read signals *read1* and *read2*. When the read signal for a given row is high the data stored in the local memory of the pixel is loaded on to a bus. Pixel sensors that share read signals have separate data buses *pixelDataOut1* and *pixelDataOut2*. The main blocks and signals used in the read states are illustrated in figure 8.




Figure 8: Block diagram illustrating the readout process.

## 4 Results

The analog pixel sensor circuit and the digital control circuit are simulated independently of each other using SPICE and Verilog.

### 4.1 Analog

The analog system was simulated with different values of  $Expose$  and  $R_{Photo}$  to verify and test the pixel circuit and the subsystems in different conditions.  $Convert$ ,  $Erase$ ,  $V_{Reset}$  and  $Read$  were fixed values for all simulations.

#### 4.1.1 Sensor circuit verification

To validate and examine the behavior of the various components and signals, the sensor circuit was simulated. Figure 9 shows the simulation.






Figure 9: Sensor circuit simulation. The plot shows the following signals:  $V_{\text{Store}}$  (red),  $\text{Erase}$  (green),  $\text{Reset}$  (blue) and  $\text{Expose}$  (yellow).

#### 4.1.2 Variation in expose time


To simulate varied exposure time duration, a test bench was constructed. Figure 10 shows the simulations with  $\text{Expose}$  durations  $25.6\mu\text{s}$ ,  $50.1\mu\text{s}$  and  $1\mu\text{s}$ .  $R_{\text{photo}}$  was set to  $1\text{G}\Omega$  for the simulations.



(a)  $Expose = 1\mu s$



(b)  $Expose = 50.1\mu s$




(c)  $Expose = 25.6\mu s$ .


Figure 10: The different signals found in a pixel have been plotted with different  $Expose$  pulse width. The plot shows the following signals:  $V_{CompOut}$  (yellow),  $V_{Store}$  (red),  $V_{Ramp}$  (blue) and  $Expose$  (green).

### 4.1.3 Variation in photoresistor values


The system's behavior was simulated with different  $R_{photo}$  values. Figure 11 shows the results with  $R_{photo}$  values  $1G\Omega$ ,  $0.1G\Omega$ ,  $0.5G\Omega$  and  $100G\Omega$ . *Expose* was set to  $25.6\mu$  for the simulations.




(a)  $R_{photo} = 1G \Omega$



(b)  $R_{photo} = 0.1G \Omega$



(c)  $R_{photo} = 0.5G \Omega$



(d)  $R_{photo} = 100G \Omega$

Figure 11: The different signals found in a pixel have been plotted with different  $R_{photo}$  values. The plot shows  $V_{CompOut}$  (yellow),  $V_{Store}$  (red),  $V_{Ramp}$  (blue) and *Expose* (green).



#### 4.1.4 Stored memory values

Different memory values were latched for the simulations with different values of  $R_{photo}$  and  $Expose$ . Table 4 shows the stored value for a given parameter value. The start value of the ramp  $V_{Ref}$  has the value 0.5 V. The least significant bit has the following analog value:

$$LSB_{\text{analog value}} = \frac{V_{\text{Reset}} - V_{\text{ref}}}{256} \approx 0.0023V \quad (2)$$

Table 4: Stored memory values for the various values of  $R_{photo}$  and  $Expose$ .

$R_{photo}$	$Expose$	Stored binary value	Stored values in decimal (change in $V_{store}$ )	Figure
1G $\Omega$	1 $\mu s$	00010001 <sub>binary</sub>	0.0398 V	10a
1G $\Omega$	50.1 $\mu s$	10111111 <sub>binary</sub>	0.4477 V	10b
1G $\Omega$	25.6 $\mu s$	01110001 <sub>binary</sub>	0.2648V	11a
0.1G $\Omega$	25.6 $\mu s$	11111111 <sub>binary</sub>	0 V	11b
100G $\Omega$	25.6 $\mu s$	00000110 <sub>binary</sub>	0.0141 V	11d

## 4.2 Digital

To simulate the digital circuit in Verilog digital representations of the analog ramp, bias and  $V_{store}$  are made. These are not accurate representations of the signals in the analog circuit, but they can still be used to verify if the digital processes work as intended.

### 4.2.1 PixelArray

It is tested if reading from the pixels happens row by row in the *pixelArray* test bench. Figure 12 shows the digital value stored in each pixel in orange. The two read signals *read1* and *read2* are in green and the data buses *pixelDataOut1* and *pixelDataOut2* are blue.

### 4.2.2 PixelTop

The transition between states and the use of the FSM to control the pixel array is tested in the *pixelTop* test bench. Figure 13 shows selected signals from the results of the test bench. As the value of *states* changes the system goes from the *CONVERT* to *READ1*, *READ2*, *ERASE* and *EXPOSE*. During *ERASE* the value *p\_data*, represented by the orange graph, is reset.




Figure 12: Results from the *pixelArray* test bench.



Figure 13: Results from the *pixelTop* test bench.

## 5 Discussion

### 5.1 Analog

#### 5.1.1 Sensor circuit validation

Figure 10c illustrates the functionality of the sensor circuit in figure 2. It shows that during *Erase*,  $V_{Store}=V_{Reset}$ . This means that  $M_{Erase}$  operates as a switch. In addition, the figure shows that exposing leads to a discharging of  $C_S$ , and we can conclude that  $M_{Exp}$  operates as a switch.

#### 5.1.2 Photoresistor variation

Figure 11b illustrates that the analog pixel sensor fails when  $R_{photo}=0.1G\Omega$ .  $C_s$  will discharge faster because of lower resistance value and  $V_{store}$  will have a lower value then  $V_{Ramp}$  before the conversion process begins. Therefore a voltage value of 0 V ( $11111111_{binary}$ ) will be stored in the memory. Contrary, a large value of  $R_{photo}$  leads to a slower discharge rate. Figure 11d

illustrates this observation. For  $R_{Photo}=100\text{G}\Omega$  a voltage value 0.0141 V (00000110<sub>binary</sub>) was stored in the memory. Ideally 00000000<sub>binary</sub> should have been stored in the memory.

Figure 11a, 11c and table 4 show that an approximately correct digital value is stored for  $R_{Photo}$  values 0.5G $\Omega$  and 1G $\Omega$ . The stored binary values are correct because their decimal representations are directly proportional to the amount of voltage loss in  $V_{store}$  during *Expose*.

From these observations, one can conclude the pixel sensor has approximately a limitation of  $0.5\text{G}\Omega < R_{photo} < 100\text{G}\Omega$  for the given *Convert* pulse width. This means that the system's reliability is dependent on the lighting environment to some degree.

### 5.1.3 Expose variation

Figure 10 and table 4 illustrate how the duration of *Expose* can have an effect on the stored value in memory. Exposing longer leads to a longer discharge period for  $V_{Store}$ . Therefore a larger value will be stored in the memory. A shorter *Expose* leads to a lower value stored in the memory.

After exposure  $V_{Store}$  does not maintain a constant voltage value and a small change in voltage can be observed in the figures. Because of this the value stored in the memory might not be correct since the voltage has changed after  $V_{Store} = V_{Ramp}$ . A smaller voltage value will be stored in the memory. A small but dramatically voltage drop is observed when *Expose* switches from high to low. This is due to the phenomenon hot-carrier injection [9]. In addition,  $V_{Store}$  decreases almost linearly after exposure. This is due to a leakage current in  $M_{Exp}$ .

## 5.2 Digital

Figure 12 shows that *read1* and *read2* are not high at the same time and reading from the two rows happens separately. The data stored in each pixel is reset after the readout, and the readout process has the intended functionality.

Based on the results presented in figure 13 the interaction between the state machine and the pixel array also work as intended. The states are not overlapping and using the state machine to control the pixel array does not change the results compared to the ones in figure 12.

### 5.3 Readout

When reading out from the pixels on the second row the 8-bit data from these rows replaces the data from the first row. This implementation assumes that the data on the bus is stored in a register immediately. Alternatively the data bus can be expanded to a 16-bit bus containing data from both rows. This works for a small pixel array, but is not a good solution for a chip containing hundreds or thousands of pixels as it would require very large buses.

## 6 Future work

The next step in further development of the system would be to expand from a 2x2 pixel array to an array of size  $n \times n$ . This could be done by replicating the basic building block that is the 2x2 pixel array.

The counter used in the convert state could be implemented using a gray counter. Because the counter value only increases by one at a time, using a gray counter would decrease the number of transitions as only one bit changes every time the counter value increases. An advantage of this would be that less power is required and there would be a reduction in noise, which would be important aspects when expanding the system to a larger number of pixels.

The image sensor described in this report is simulated in Verilog and SPICE using theoretical values. At some point in future development it would be necessary to test actual hardware as results may differ from the ones obtained from simulation tools.

## 7 Conclusion

The design and modeling of a 2x2 pixel array with CMOS technology was described. The system was implemented with an ADC per pixel and row-wise digital readout. Transistors with width  $0.5\mu\text{m}$  and lengths in the range of  $0.1\text{--}0.5\mu\text{m}$  was used in the design. The system was implemented and simulated using SPICE and Verilog. Simulations verified that the functionality of the analog and digital part of the system was as intended when the photoresistor in the pixel sensor circuit had a size in the range of  $0.5\text{--}100\text{G}\Omega$ .

## References

- [1] Stuart Kleinfelder, SukHwan Lim, Xinqiao Liu, and Abbas El Gamal, *A 10 000 Frames/s CMOS Digital Pixel Sensor*, 2001.
- [2] Danilo Bronzi, Federica Villa, Simone Tisa, Alberto Tosi, Franco Zappa, Daniel Durini, Sascha Weyers, Werner Brockherde, *100 000 Frames/s  $64 \times 32$  Single-Photon Detector Array for 2-D Imaging and 3-D Ranging*, 2014.
- [3] Yunhong Kim, Heesung Chae, Kyung-Min Kim, Kyungtae Kim, Sukki Yoon, Kyoungmin Koh, Jesuk Lee, Yongin Park, *A 1/3-Inch  $1.12\mu\text{m}$ -Pitch 13Mpixel CMOS Image Sensor with a Low-Power Readout Architecture*, 2020.
- [4] Wolff Carsten, *dicex*, *GitHub repositories*, <https://github.com/wulffern/dicex> 2021.
- [5] Neil H. E. Weste, David Money Harris, *CMOS VLSI Design A Circuits and Systems Perspective*, Fourth Edition, 2011.
- [6] Higgins, Richard J *Electronics with digital and analog integrated circuits*, <https://archive.org/details/electronicswithd0000higg>, 1983
- [7] Wulff, Carsten *TFE4152, Lecture 10 - SPICE*, NTNU 2021,
- [8] Berkeley University *AIM-Spice Reference Manual*, January 2017,
- [9] Tony Chan Carusone, David A. Johns, Kenneth W. Martin, *Analog Integrated Circuit Design*, 2011,

## A Appendix




Figure A.1: Complete circuit schematics of a pixel .




Figure A.2: ADC operation [1].

$L = 0.15 \text{ um}$						$L = 0.5 \text{ um}$					
NMOS			PMOS			NMOS			PMOS		
Inversion	uA/sq	Vgs	Inversion	uA/sq	Vgs	Inversion	uA/sq	Vgs	Inversion	uA/sq	Vgs
Weak	0.2	0.25	Weak	0.03	-0.22	Weak	0.1	0.25	Weak	0.016	-0.23
Moderate	1.5	0.34	Moderate	0.25	-0.3	Moderate	1.2	0.38	Moderate	0.2	-0.34
Strong	8	0.46	Strong	1.3	-0.4	Strong	6	0.48	Strong	1	-0.45

Figure A.3: Sizes and scale from lecture 10 [7].

## B Code

The following code is the code needed to reproduce the work and implement the system in SPICE and Verilog. The complete code used to implement the system described in this report, including makefiles and test benches, can be found in the following GitHub repository: <https://github.com/simendo/IC>

### B.1 Verilog

pixelSensor.v

```

1 //=====
2 //          Copyright (c) 2021 Carsten Wulff Software, Norway
3 // =====
4 // Created      : wulff at 2021-7-21
5 // =====
6 //  The MIT License (MIT)
7 //
8 //  Permission is hereby granted, free of charge, to any
9 //  person obtaining a copy
10 //  of this software and associated documentation files (the
11 //  "Software"), to deal
12 //  in the Software without restriction, including without
13 //  limitation the rights
14 //  to use, copy, modify, merge, publish, distribute,
15 //  sublicense, and/or sell
16 //  copies of the Software, and to permit persons to whom the
17 //  Software is
18 //  furnished to do so, subject to the following conditions:
19 //
20 //  The above copyright notice and this permission notice
21 //  shall be included in all
22 //  copies or substantial portions of the Software.

```

```

17 //
18 // THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY
    KIND, EXPRESS OR
19 // IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
    MERCHANTABILITY,
20 // FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN
    NO EVENT SHALL THE
21 // AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM,
    DAMAGES OR OTHER
22 // LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
    OTHERWISE, ARISING FROM,
23 // OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
    OTHER DEALINGS IN THE
24 // SOFTWARE.
25 //
26 //=====
27
28 //-----
29 // Model of pixel sensor, including
30 // - Reset
31 // - The sensor
32 // - Comparator
33 // - Memory latch
34 // - Readout of latched value
35 //-----
36 module PIXEL_SENSOR
37 (
38     input logic      VBN1,
39     input logic      RAMP,
40     input logic      RESET,
41     input logic      ERASE,
42     input logic      EXPOSE,
43     input logic      READ,
44     inout [7:0] DATA
45 );
46
47     real            v_erase = 1.2;
48     real            lsb = v_erase/255; //step value of ramp
49     parameter real  dv_pixel = 0.5;
50
51     real            tmp; //voltage over capasitor
52     logic           cmp; //compares the ramp and tmp
53     real            adc; //digital representation of analog
    ramp
54
55     logic [7:0]     p_data;
56
57 //
    -----

```



```

58 // ERASE
59 //
-----
60 // Reset the pixel value on pixRst
61 always @(ERASE) begin
62     tmp = v_erase;
63     p_data = 0;
64     cmp = 0;
65     adc = 0;
66 end
67
68 //
-----
69 // SENSOR
70 //
-----
71 // Use bias to provide a clock for integration when
    exposing
72 always @(posedge VBN1) begin
73     if(EXPOSE)
74         tmp = tmp - dv_pixel*lsb; //discharge of capacitor
75 end
76
77 //
-----
78 // Comparator
79 //
-----
80 // Use ramp to provide a clock for ADC conversion, assume
    that ramp
81 // and DATA are synchronous
82 always @(posedge RAMP) begin
83     adc = adc + lsb; //increases ramp by lsb based on the
    RAMP clock.
84     if(adc > tmp) //ramp = vstore
85         cmp <= 1;
86 end
87
88 //
-----
89 // Memory latch
90 //
-----
91 always_comb begin
92     if(!cmp) begin
93         p_data = DATA;
94     end
95
96 end

```

```

97
98 //
99 // Readout
100 //
101 // Assign data to bus when pixRead = 0
102 assign DATA = READ ? ~p_data : 8'bZ; //p_data is inverted
    to give the correct output
103 endmodule // re_control

```

### pixelArray.v

```

1 module pixelArray(
2     input logic      VBN1,
3     input logic      RAMP,
4     input logic      RESET,
5     input logic      ERASE,
6     input logic      EXPOSE,
7
8     input logic      READ1,
9     input logic      READ2,
10
11     inout [7:0]      pixData1,
12     inout [7:0]      pixData2,
13     inout [7:0]      pixData3,
14     inout [7:0]      pixData4
15 );
16
17 //dv_pixel is assigned different values for the different
    pixels to differentiate the results from each other.
18 parameter real      dv_pixel1 = 0.5;
19 parameter real      dv_pixel2 = 0.4;
20 parameter real      dv_pixel3 = 0.7;
21 parameter real      dv_pixel4 = 0.8;
22
23 //instantiate the four pixels
24 PIXEL_SENSOR #(dv_pixel(dv_pixel1)) ps1(VBN1, RAMP,
    RESET, ERASE, EXPOSE, READ1, pixData1);
25 PIXEL_SENSOR #(dv_pixel(dv_pixel2)) ps2(VBN1, RAMP,
    RESET, ERASE, EXPOSE, READ1, pixData2);
26 PIXEL_SENSOR #(dv_pixel(dv_pixel3)) ps3(VBN1, RAMP,
    RESET, ERASE, EXPOSE, READ2, pixData3);
27 PIXEL_SENSOR #(dv_pixel(dv_pixel4)) ps4(VBN1, RAMP,
    RESET, ERASE, EXPOSE, READ2, pixData4);
28
29
30 endmodule

```

## pixelState.v

```
1 module pixelState(  
2  
3  
4     input logic clk,  
5     input logic reset,  
6     output logic erase,  
7     output logic expose,  
8     output logic read1,  
9     output logic read2,  
10    output logic convert  
11  
12 );  
13  
14  
15    //-----  
16    // State Machine  
17    //-----  
18    parameter ERASE=0, EXPOSE=1, CONVERT=2, READ1=3, READ2=4,  
19    IDLE=5;  
20  
21    logic [2:0]      state, next_state;    //States  
22    integer          counter;              //Delay counter in state  
23    machine  
24  
25    //Duration of each state in clock cycles  
26    parameter integer c_erase = 5;  
27    parameter integer c_expose = 255;  
28    parameter integer c_convert = 255;  
29    parameter integer c_read1 = 5;  
30    parameter integer c_read2 = 5;  
31  
32    // Control the output signals  
33    always_ff @(negedge clk ) begin  
34        case(state)  
35            ERASE: begin  
36                erase <= 1;  
37                read1 <= 0;  
38                read2 <= 0;  
39                expose <= 0;  
40                convert <= 0;  
41            end  
42            EXPOSE: begin  
43                erase <= 0;  
44                read1 <= 0;  
45                read2 <= 0;  
46                expose <= 1;  
47                convert <= 0;  
48            end  
49            CONVERT: begin  
50                erase <= 0;  
51                read1 <= 0;  
52                read2 <= 0;  
53                expose <= 0;  
54                convert <= 1;  
55            end  
56            READ1: begin  
57                erase <= 0;  
58                read1 <= 1;  
59                read2 <= 0;  
60                expose <= 0;  
61                convert <= 0;  
62            end  
63            READ2: begin  
64                erase <= 0;  
65                read1 <= 0;  
66                read2 <= 1;  
67                expose <= 0;  
68                convert <= 0;  
69            end  
70            IDLE: begin  
71                erase <= 0;  
72                read1 <= 0;  
73                read2 <= 0;  
74                expose <= 0;  
75                convert <= 0;  
76            end  
77        endcase  
78    end
```

```

46         end
47         CONVERT: begin
48             erase <= 0;
49             read1 <= 0;
50             read2 <= 0;
51             expose <= 0;
52             convert = 1;
53         end
54         READ1: begin
55             erase <= 0;
56             read1 <= 1;
57             read2 <= 0;
58             expose <= 0;
59             convert <= 0;
60         end
61         READ2: begin
62             erase <= 0;
63             read1 <= 0;
64             read2 <= 1;
65             expose <= 0;
66             convert <= 0;
67         end
68         IDLE: begin
69             erase <= 0;
70             read1 <= 0;
71             read2 <= 0;
72             expose <= 0;
73             convert <= 0;
74
75         end
76     endcase // case (state)
77 end // always @ (state)
78
79
80 // Control the state transitions.
81 always_ff @(posedge clk or posedge reset) begin
82     if(reset) begin
83         state = IDLE;
84         next_state = ERASE;
85         counter = 0;
86         convert = 0;
87     end
88     else begin
89         case (state)
90             ERASE: begin
91                 if(counter == c_erase) begin
92                     next_state <= EXPOSE;
93                     state <= IDLE;
94                 end

```

```

95         end
96     EXPOSE: begin
97         if(counter == c_expose) begin
98             next_state <= CONVERT;
99             state <= IDLE;
100         end
101     end
102     CONVERT: begin
103         if(counter == c_convert) begin
104             next_state <= READ1;
105             state <= IDLE;
106         end
107     end
108     READ1:
109         if(counter == c_read1) begin
110             state <= IDLE;
111             next_state <= READ2;
112         end
113     READ2:
114         if(counter == c_read2) begin
115             state <= IDLE;
116             next_state <= ERASE;
117         end
118     IDLE:
119         state <= next_state;
120 endcase
121 if(state == IDLE)
122     counter = 0;
123 else
124     counter = counter + 1;
125 end // case (state)
126 end // always @ (posedge clk or posedge reset)
127 endmodule // test

```

## pixelTop.v

```

1
2
3 module pixelTop(
4     input logic clk,
5     input logic reset,
6     inout [7:0]    pixData1,
7     inout [7:0]    pixData2,
8     inout [7:0]    pixData3,
9     inout [7:0]    pixData4
10 );
11     logic read1;
12     logic read2;
13     logic convert;

```

```

14     logic expose;
15     logic erase;
16     logic anaBias1;
17     logic anaRamp;
18     logic anaReset;
19     logic[7:0] data1;
20     logic[7:0] data2;
21     logic[7:0] data3;
22     logic[7:0] data4;
23
24
25     //Instanciate the pixelarray and pixelstate
26     pixelArray PA(anaBias1,anaRamp,anaReset,erase,expose,
27     read1,read2,pixData1,pixData2,pixData3,pixData4);
28     pixelState PS(.clk(clk),.reset(reset),.erase(erase),.
29     expose(expose),.read1(read1),.read2(read2),.convert(
30     convert));
31
32     assign anaRamp = convert ? clk : 0;
33
34     // During expoure, provide a clock via anaBias1.
35     // A digital representation without much resemblance to
36     // real world.
37     assign anaBias1 = expose ? clk : 0;
38
39     // If we're not reading the pixData, then we should drive
40     // the bus
41     assign pixData1 = read1 ? 8'bZ: data1;
42     assign pixData2 = read1 ? 8'bZ: data2;
43     assign pixData3 = read2 ? 8'bZ: data3;
44     assign pixData4 = read2 ? 8'bZ: data4;
45
46     // When convert, then run a analog ramp (via anaRamp clock
47     // ) and digital ramp via
48     // data bus.
49     always_ff @(posedge clk or posedge reset) begin
50         if(reset) begin
51             data1 =0;
52             data2 =0;
53             data3 =0;
54             data4 =0;
55         end
56         if(convert) begin
57             data1 += 1;
58             data2 += 1;
59             data3 += 1;
60             data4 += 1;
61         end
62     else begin

```

```

57         data1 = 0;
58         data2 = 0;
59         data3 = 0;
60         data4 = 0;
61     end
62 end // always @ (posedge clk or reset)
63
64 //
-----
65 // Readout from databus
66 //
-----
67 logic [7:0] pixelDataOut1;
68 logic [7:0] pixelDataOut2;
69 always_ff @(posedge clk or posedge reset) begin
70     if(reset) begin
71         pixelDataOut1 = 0;
72         pixelDataOut2 = 0;
73     end
74     else begin
75         if(read1) begin
76             pixelDataOut1 <= pixData1;
77             pixelDataOut2 <= pixData2;
78         end
79         if(read2)begin
80             pixelDataOut1 <= pixData3;
81             pixelDataOut2 <= pixData4;
82         end
83     end
84 end
85
86 //wire = _net;
87
88
89
90 endmodule

```

## B.2 SPICE

### pixelSensor.cir

```

1
2 .SUBCKT PIXEL_SENSOR VBN1 VRAMP VRESET ERASE EXPOSE READ
3 + DATA_7 DATA_6 DATA_5 DATA_4 DATA_3 DATA_2 DATA_1 DATA_0 VDD
  VSS
4
5
6 XS1 VRESET VSTORE ERASE EXPOSE VDD VSS SENSOR
7

```

```

8 XC1 VCMP_OUT VSTORE VRAMP VDD VSS COMP
9
10
11 XM1 READ VCMP_OUT DATA_7 DATA_6 DATA_5 DATA_4 DATA_3 DATA_2
    DATA_1 DATA_0 VDD VSS MEMORY
12
13 .ENDS
14
15 .SUBCKT MEMORY READ VCMP_OUT
16 + DATA_7 DATA_6 DATA_5 DATA_4 DATA_3 DATA_2 DATA_1 DATA_0 VDD
    VSS
17
18 XM1 VCMP_OUT DATA_0 READ VSS MEMCELL
19 XM2 VCMP_OUT DATA_1 READ VSS MEMCELL
20 XM3 VCMP_OUT DATA_2 READ VSS MEMCELL
21 XM4 VCMP_OUT DATA_3 READ VSS MEMCELL
22 XM5 VCMP_OUT DATA_4 READ VSS MEMCELL
23 XM6 VCMP_OUT DATA_5 READ VSS MEMCELL
24 XM7 VCMP_OUT DATA_6 READ VSS MEMCELL
25 XM8 VCMP_OUT DATA_7 READ VSS MEMCELL
26
27 .ENDS
28
29 .SUBCKT MEMCELL CMP DATA READ VSS
30 M1 VG CMP DATA VSS nmos w=0.2u l=0.13u
31 M2 DATA READ DMEM VSS nmos w=0.4u l=0.13u
32 M3 DMEM VG VSS VSS nmos w=1u l=0.13u
33 C1 VG VSS 1p
34 .ENDS
35
36 .SUBCKT SERIESCURR DRAIN GATE SOURCE BULK w=0.5u l=0.5u
37 MS1 DRAIN GATE NODE1 BULK nmos W=w L=l
38 MS2 NODE1 GATE NODE2 BULK nmos W=w L=l
39 MS3 NODE2 GATE NODE3 BULK nmos W=w L=l
40 MS4 NODE3 GATE NODE4 BULK nmos W=w L=l
41 MS5 NODE4 GATE NODE5 BULK nmos W=w L=l
42 MS6 NODE5 GATE SOURCE BULK nmos W=w L=l
43 .ends
44
45 .SUBCKT SENSOR VRESET VSTORE ERASE EXPOSE VDD VSS
46
47 * Capacitor to model gate-source capacitance
48 C1 VSTORE VSS 100f
49 *MC65 VSS VSTORE VSS VSS nmos w=0.5u l=0.5u m 20
50 *Rleak VSTORE VSS 100T
51
52 * Switch to reset voltage on capacitor
53 *BR1 VRESET VSTORE I=V(ERASE)*V(VRESET,VSTORE)/1k
54 .model NMOS NMOS (LEVEL=14)

```



```

55
56
57 M99 VRESET ERASE VSTORE VSTORE nmos w=0.5u l=0.1u
58 * Switch to expose pixel
59 *BR2 VPG VSTORE I=V(EXPOSE)*V(VSTORE,VPG)/1k
60
61 M100 VPG EXPOSE VSTORE VSTORE nmos w=0.5u l=0.1u
62
63 *X23 VPG EXPOSE VSTORE VSTORE SERIESCURR
64 * Model photocurrent
65 Rphoto VPG VSS 1G
66 .ENDS
67
68
69
70 .SUBCKT SERIESCURR2 DRAIN GATE SOURCE BULK w=0.5u l=0.5u
71 MP1 DRAIN GATE NODE1 BULK pmos W=w L=l
72 MP2 NODE5 GATE SOURCE BULK pmos W=w L=l
73 .ends
74
75
76 .SUBCKT COMP VCMP_OUT VSTORE VRAMP VDD VSS
77
78 * Model comparator
79 *BC1 VCMP_OUT VSS V = ((atan(100000*(V(VSTORE) - V(VRAMP))))
    + 1.58)/3.14*1.5
80
81 *\\diff pair
82 MP1 VP VP VDD VDD pmos w=0.5u l=0.5u
83 MP2 VO VP VDD VDD pmos w=0.5u l=0.5u
84 *XMP1 VP VP VDD VDD SERIESCURR2
85 *XMP2 VO VP VDD VDD SERIESCURR2
86
87 MN1 VO VRAMP VS VS nmos w=0.5u l=0.15u
88 MN2 VP VSTORE VS VS nmos w=0.5u l=0.15u
89 *bias current mirror
90 I3 0 VBN1 dc 1u
91
92 XM1 VBN1 VBN1 VSS VSS SERIESCURR
93 XM2 VS VBN1 VSS VSS SERIESCURR
94 *MB1 VBN1 VBN1 VSS VSS nmos w=0.5u l=0.15u
95 *MB2 VS VBN1 VSS VSS nmos w=0.5u l=0.15u
96
97 * Buffer
98 MP3 VO2 VO VDD VDD pmos w=0.5u l=0.15u
99 MN3 VO2 VBN1 VSS VSS nmos w=0.5u l=0.5u
100
101 *INVERTER
102 MIP1 VCMP_OUT VO2 VDD VDD pmos w=0.5u l=0.5u

```

```
103 MIN2 VCMP_OUT V02 VSS VSS nmos w=0.5u l=0.15u
104
105
106
107
108
109 .ENDS
```