Out of Order Execution RISC-IV Superscalar Pipelined Processor in SystemVerilog

Abbas Bakhshandeh January 8, 2024

Abstract

Computer processors play a crucial role in the coordination of various components in computer systems, execution of instructions, and efficient completion of computing tasks. In an effort to improve processor performance, a number of microarchitectural optimizations such as OoO (Out of Order) execution, pipelining, and superscalar execution can be implemented. The goal for this capstone project is to create an OoO RISC-IV superscalar (2 issue) pipelined processor in SystemVerilog. The RISC-IV ISA was chosen due to its reduced complexity, open-source nature, and overall efficiency. In order to successfully enable OoO, architectural structures such as a reservation station, ROB (Reorder Buffer), free pool, and a physical register file were incorporated. Doing so improved processor throughput and efficiency by allowing execution of instructions out-of-order while preventing data hazards from occurring. Pipelining further increased throughput by allowing different modules to work on different instructions concurrently. Furthermore, the superscalar aspect of the processor allowed for two instructions to be processed in parallel throughout the pipeline, which increased throughput and efficiency.

1 Introduction

Computer processor design is a complex task that requires the combination of various microarchitectures in a manner that meets power, throughput, and resource utilization metrics. A simple processor can execute instructions one at a time, with separate modules each performing one aspect of the process. The general processing workflow involves fetching the instruction, decoding it, executing it, and reflecting the results in the architectural state or memory. In an effort to increase throughput, most processors use the concept of pipeling. Pipelining allows each module to process one part of a separate instruction, so that no modules - in most cases - are idle while they wait for other modules to complete. Another method used to increase throughput is superscalar execution. By making the processor superscalar, hardware is added in parallel to allow for the processing of multiple instructions at one stage in the pipeline. While these methods greatly improve throughput, by themselves they only allow processors to process instructions in the order that they are received. This can create issues where future instructions are waiting long periods of time for another instruction to finish before they can be processed, which results in a decrease in throughput.

In order to help alleviate this issue, out of order execution has been introduced to processors. Using out of order execution, the processor is able to have certain stages of the pipeline be completed out of the order that the instructions were received in. However, precautions must be taken to prevent data hazards that could occur as a result of this out of order processing of instructions. If a future instruction has a source register which depends on the result of a previous instruction, then it would be incorrect to allow it to complete before the results of that previous instruction are known and reflected in the architectural register file. The most common out of order processors complete the fetching of instructions, decoding of them, and retiring of them - where the results are reflected in architectural states and memory - in order. The stage that is allowed to complete out of order - with certain restrictions - is the execution stage.

In order to accomplish this out of order processing in the execution stage of the pipeline while preventing data hazards, various hardware blocks are created. The concept of physical registers is introduced, which are a larger set of registers that the processor places the architectural register values used in incoming instructions inside of. This larger set allows for many instructions that are

referencing the same architectural register to have dedicated physical registers, allowing for out of order execution. A RAT (Register Alias Table), free pool, reservation station, ROB (Reorder buffer) are used to accomplish this. Table 2 provides a detailed description for each of these microarchitecture blocks. In their essence, they organize the incoming instructions - which have been decoded - in a manner that allows instructions to be executed out of order as long as their source registers don't depend on a previous instruction's result. They also keep track of which architectural registers have been mapped to which physical registers, so that they can be remapped in the correct order later in the pipeline. The result of the introduction of out of order execution to the processor architecture is an increase in throughput and overall efficiency.

2 Implementation

2.1 Module Descriptions

In order to implement this processor, the design was modularized and connected through a top module (see Appendix II) using the SystemVerilog HDL (Hardware Description Language). Interfaces were used to store information that could be accessed between various modules (see Appendix I). The modules that were created include Fetch, Decode, Rename, Dispatch, Fire, and Retire. Table 1 describes each module used in the design in detail.

2.2 Microarchitectures for Out of Order execution

Furthermore, within the modules there are various microarchitectural structures which were implemented in order to accomplish Out of Order (OoO) execution. Table 2 provides a more detailed description of each execution unit which was constructed.

3 Results

3.1 Functional Verification

Verification of digital processor designs is a complex task that must take into account a number of different possible cases to ensure correctness. Of the many test cases which were verified, two example test cases are shown. The first example involves instructions that do not require access to memory (ADDI, ANDI, ADD, SUB, XOR, SRA). The second example includes these instructions as well as LW and SW, both of which require access to memory in order to either load data or store data. In both cases, the input to the processor is a text file containing hexadecimal values, each corresponding to one byte of data (hence 4 creating a 32 bit instruction). Regarding the results, only the first 12 architectural registers are shown for brevity (rest are unused in these test cases).

Example 1. Instructions including ADDI, ANDI, ADD, SUB, XOR, SRA (Non memory): These are the corresponding machine language instructions and calculations:

```
1 addi x2, x0, 6 -> x2 = 0 + 6 = 6 = 0110
2 addi x3, x0, 15 -> x2 = 0 + 15 = 15 = 1111
3 andi x5, x3, 1 -> x5 = 1111 & 0001 = 0001
4 addi x1, x0, 36 -> x1 = 0 + 36 = 36 = 100100
5 add x4, x5, x2 -> x4 = 0001 + 0110 = 0111
6 sub x0, x0, x0 -> x0 = 0 (by definition)
7 addi x9, x2, 23 -> x9 = x2 + 23 = 0110 + 10111 = 11101
8 xor x6, x2, x3 -> x6 = 0110 ^ 1111 = 1001
9 sub x2, x1, x6 -> x2 = 100100 - 1001 = 011011
10 sra x7, x3, x0 -> x7 = 1111 >> 0 = 1111
11 sra x3, x3, x5 -> x3 = 1111 >> 0001 = 0111
12 andi x9, x3, 23 -> x9 = 0111 & 10111 = 00110
```

Module	Description
Fetch	Every clock cycle, two input instructions are stored from a text file containing hexadecimal values. Each input instruction corresponds to 4 bytes (32 bits), so 8 bytes (64 bits) are fetched each clock cycle. (See Appendix III)
Decode	Extracts necessary information from the two instructions which are fetched every clock cycle, including the destination register, source registers, immediate values, function values, and control signals such as AluOp, aluSrc, memRead, memWrite, and memtoReg. These values are stored and passed to the next stages in the pipeline for further processing. The 8 possible instructions for this processor are ADDI, ANDI, ADD, SUB, XOR, SRA, LW, and SW. (See Appendix IV)
Rename	Register renaming is enabled in order to implement out-of-order execution. Architectural destination registers are assigned to available physical registers, and architectural source registers are mapped to their assigned physical register names. Doing this prevents data hazards that could arise when completing out-of-order execution. A RAT (Register Alias Table) in addition to a "free pool" structure is utilized to keep track of which architectural registers are mapped to which physical registers. A physical register file is also created to hold physical register 32 bit values. (See Appendix V)
Dispatch	The information collected in the previous stages - the decoded signals as well as the renamed physical registers - are placed inside a reservation station. The reservation station contains "ready" bits for each (physical) source register in each instruction, as well as a ROB number and a functional unit number. A ROB (Reorder buffer) is created that stores the new physical destination registers, old physical destination registers (before renaming), and a "complete" bit which indicates whether the instruction has been completed. When both source registers are ready (and a functional unit is available), the instruction can be issued to the functional unit and removed from the reservation station. Up to three instructions can be issued to the three functional units at one time, if they are available. Two of the functional units are for R-type and I-type instructions (ALU) and the third function unit is for memory instructions (LW and SW). (See Appendix VI)
Fire	Once the reservation station issues an instruction in the table to a functional unit, it is processed based on the instruction's control signals (which were calculated in the decode stage), the physical register names, and the values in the physical register file. The final results of these calculations are stored in the physical register file (at the correct physical destination register location). (See Appendix VII)
Retire	While the execution of instructions can be completed out-of-order, the retiring (which actually updates the architectural registers and memory) must be done in-order to prevent data hazards. To accomplish this, the ROB is checked to see which instructions have completed (after the fire stage). It will retire instructions which have had all instructions above it (indicated by a program counter) also retired. This will assign the values stored in the physical register file to their corresponding architectural registers or memory. Up to two instructions can be retired each clock cycle. After retiring, they are removed from the ROB and the corresponding physical registers are freed for further usage by future instructions. (See Appendix VIII)

Table 1: Processor Modules and Descriptions

The RAT is used to keep track of which architectural registers have been renamed to which physical registers. The RAT is created in the Rename module. Free Pool The free pool is an array containing 64 one bit values. Each one bit value indicates whether the corresponding physical register is occupied or not. For example, if (free pool)[7] == 1'b1 is true, then this means physical register 7 is occupied (and hence should not be assigned to any other architectural register). In this microarchitecture, p0 is therefore reserved and to not be occupied / maintain a value of 0. This is to aid further calculations within the pipeline as well as to maintain symmetry with the architectural registers in RISC-IV, of which x0 is reserved to always keep a value of 0. The free pool is created in the Rename module. Reservation Station The reservation station holds all the decoded information for incoming instructions as well as their corresponding renamed physical registers in a 2D table. This table also contains signal bits that indicate whether the (physical) source registers of an instruction are ready, which will allow - assuming a relevant functional unit is also ready - for the instruction to be executed. All relevant control signals and physical registers are stored in this table, which paired with the physical register file allows for the instructions to be executed. The reservation station is first created in the Dispatch module, and subsequently accessed in the Fire module. ROB (Reorder Buffer) The reorder buffer keeps track of what order the instructions are originally in, so that they can be retired in-order. While the processor efficiency benefits greatly from out-of-order execution, the ROB ensures that those instructions are still retired in order to prevent data haz-	Mircroarchitecture Block	Description
The RAT is created in the Rename module. The free Pool The free pool is an array containing 64 one bit values. Each one bit value indicates whether the corresponding physical register is occupied or not. For example, if (free pool)[7] == 1'b1 is true, then this means physical register 7 is occupied (and hence should not be assigned to any other architectural register). In this microarchitecture, p0 is therefore reserved and to not be occupied / maintain a value of 0. This is to aid further calculations within the pipeline as well as to maintain symmetry with the architectural registers in RISC-IV, of which x0 is reserved to always keep a value of 0. The free pool is created in the Rename module. Reservation Station The reservation station holds all the decoded information for incoming instructions as well as their corresponding renamed physical registers in a 2D table. This table also contains signal bits that indicate whether the (physical) source registers of an instruction are ready, which will allow - assuming a relevant functional unit is also ready - for the instruction to be executed. All relevant control signals and physical registers are stored in this table, which paired with the physical register file allows for the instructions to be executed. The reservation station is first created in the Dispatch module, and subsequently accessed in the Fire module. ROB (Reorder Buffer) The reorder buffer keeps track of what order the instructions are originally in, so that they can be retired in-order. While the processor efficiency benefits greatly from out-of-order execution, the ROB ensures that those	RAT (Register Alias Table)	The RAT is used to keep track of which architectural
The free pool is an array containing 64 one bit values. Each one bit value indicates whether the corresponding physical register is occupied or not. For example, if (free pool)[7] == 1'b1 is true, then this means physical register? is occupied (and hence should not be assigned to any other architectural register). In this microarchitecture, p0 is therefore reserved and to not be occupied / maintain a value of 0. This is to aid further calculations within the pipeline as well as to maintain symmetry with the architectural registers in RISC-IV, of which x0 is reserved to always keep a value of 0. The free pool is created in the Rename module. Reservation Station The reservation station holds all the decoded information for incoming instructions as well as their corresponding renamed physical registers in a 2D table. This table also contains signal bits that indicate whether the (physical) source registers of an instruction are ready, which will allow - assuming a relevant functional unit is also ready - for the instruction to be executed. All relevant control signals and physical registers are stored in this table, which paired with the physical register file allows for the instructions to be executed. The reservation station is first created in the Dispatch module, and subsequently accessed in the Fire module. ROB (Reorder Buffer) The reorder buffer keeps track of what order the instructions are originally in, so that they can be retired in-order. While the processor efficiency benefits greatly from out-of-order execution, the ROB ensures that those		_ · · · · · · · · · · · · · · · · · · ·
Each one bit value indicates whether the corresponding physical register is occupied or not. For example, if (free pool)[7] == 1'b1 is true, then this means physical register 7 is occupied (and hence should not be assigned to any other architectural register). In this microarchitecture, p0 is therefore reserved and to not be occupied / maintain a value of 0. This is to aid further calculations within the pipeline as well as to maintain symmetry with the architectural registers in RISC-IV, of which x0 is reserved to always keep a value of 0. The free pool is created in the Rename module. Reservation Station The reservation station holds all the decoded information for incoming instructions as well as their corresponding renamed physical registers in a 2D table. This table also contains signal bits that indicate whether the (physical) source registers of an instruction are ready, which will allow - assuming a relevant functional unit is also ready - for the instruction to be executed. All relevant control signals and physical registers are stored in this table, which paired with the physical register file allows for the instructions to be executed. The reservation station is first created in the Dispatch module, and subsequently accessed in the Fire module. ROB (Reorder Buffer) The reorder buffer keeps track of what order the instructions are originally in, so that they can be retired in-order. While the processor efficiency benefits greatly from out-of-order execution, the ROB ensures that those		
physical register is occupied or not. For example, if (free pool)[7] == 1'b1 is true, then this means physical register 7 is occupied (and hence should not be assigned to any other architectural register). In this microarchitecture, p0 is therefore reserved and to not be occupied / maintain a value of 0. This is to aid further calculations within the pipeline as well as to maintain symmetry with the architectural registers in RISC-IV, of which x0 is reserved to always keep a value of 0. The free pool is created in the Rename module. Reservation Station The reservation station holds all the decoded information for incoming instructions as well as their corresponding renamed physical registers in a 2D table. This table also contains signal bits that indicate whether the (physical) source registers of an instruction are ready, which will allow - assuming a relevant functional unit is also ready - for the instruction to be executed. All relevant control signals and physical registers are stored in this table, which paired with the physical register file allows for the instructions to be executed. The reservation station is first created in the Dispatch module, and subsequently accessed in the Fire module. ROB (Reorder Buffer) The reorder buffer keeps track of what order the instructions are originally in, so that they can be retired in-order. While the processor efficiency benefits greatly from out-of-order execution, the ROB ensures that those	Free Pool	
pool)[7] == 1'b1 is true, then this means physical register 7 is occupied (and hence should not be assigned to any other architectural register). In this microarchitecture, p0 is therefore reserved and to not be occupied / maintain a value of 0. This is to aid further calculations within the pipeline as well as to maintain symmetry with the architectural registers in RISC-IV, of which x0 is reserved to always keep a value of 0. The free pool is created in the Rename module. Reservation Station The reservation station holds all the decoded information for incoming instructions as well as their corresponding renamed physical registers in a 2D table. This table also contains signal bits that indicate whether the (physical) source registers of an instruction are ready, which will allow - assuming a relevant functional unit is also ready - for the instruction to be executed. All relevant control signals and physical registers are stored in this table, which paired with the physical register file allows for the instructions to be executed. The reservation station is first created in the Dispatch module, and subsequently accessed in the Fire module. ROB (Reorder Buffer) The reorder buffer keeps track of what order the instructions are originally in, so that they can be retired in-order. While the processor efficiency benefits greatly from out-of-order execution, the ROB ensures that those		_ ~ ~ ~ _ ~ _ ~ ~ ~
to any other architectural register). In this microarchitecture, p0 is therefore reserved and to not be occupied / maintain a value of 0. This is to aid further calculations within the pipeline as well as to maintain symmetry with the architectural registers in RISC-IV, of which x0 is reserved to always keep a value of 0. The free pool is created in the Rename module. Reservation Station The reservation station holds all the decoded information for incoming instructions as well as their corresponding renamed physical registers in a 2D table. This table also contains signal bits that indicate whether the (physical) source registers of an instruction are ready, which will allow - assuming a relevant functional unit is also ready - for the instruction to be executed. All relevant control signals and physical registers are stored in this table, which paired with the physical register file allows for the instructions to be executed. The reservation station is first created in the Dispatch module, and subsequently accessed in the Fire module. ROB (Reorder Buffer) The reorder buffer keeps track of what order the instructions are originally in, so that they can be retired in-order. While the processor efficiency benefits greatly from out-of-order execution, the ROB ensures that those		- · · ·
tecture, p0 is therefore reserved and to not be occupied / maintain a value of 0. This is to aid further calculations within the pipeline as well as to maintain symmetry with the architectural registers in RISC-IV, of which x0 is reserved to always keep a value of 0. The free pool is created in the Rename module. Reservation Station The reservation station holds all the decoded information for incoming instructions as well as their corresponding renamed physical registers in a 2D table. This table also contains signal bits that indicate whether the (physical) source registers of an instruction are ready, which will allow - assuming a relevant functional unit is also ready - for the instruction to be executed. All relevant control signals and physical registers are stored in this table, which paired with the physical register file allows for the instructions to be executed. The reservation station is first created in the Dispatch module, and subsequently accessed in the Fire module. ROB (Reorder Buffer) The reorder buffer keeps track of what order the in- structions are originally in, so that they can be retired in-order. While the processor efficiency benefits greatly from out-of-order execution, the ROB ensures that those		ister 7 is occupied (and hence should not be assigned
/ maintain a value of 0. This is to aid further calculations within the pipeline as well as to maintain symmetry with the architectural registers in RISC-IV, of which x0 is reserved to always keep a value of 0. The free pool is created in the Rename module. Reservation Station The reservation station holds all the decoded information for incoming instructions as well as their corresponding renamed physical registers in a 2D table. This table also contains signal bits that indicate whether the (physical) source registers of an instruction are ready, which will allow - assuming a relevant functional unit is also ready - for the instruction to be executed. All relevant control signals and physical registers are stored in this table, which paired with the physical register file allows for the instructions to be executed. The reservation station is first created in the Dispatch module, and subsequently accessed in the Fire module. ROB (Reorder Buffer) The reorder buffer keeps track of what order the instructions are originally in, so that they can be retired in-order. While the processor efficiency benefits greatly from out-of-order execution, the ROB ensures that those		to any other architectural register). In this microarchi-
tions within the pipeline as well as to maintain symmetry with the architectural registers in RISC-IV, of which x0 is reserved to always keep a value of 0. The free pool is created in the Rename module. The reservation station holds all the decoded information for incoming instructions as well as their corresponding renamed physical registers in a 2D table. This table also contains signal bits that indicate whether the (physical) source registers of an instruction are ready, which will allow - assuming a relevant functional unit is also ready - for the instruction to be executed. All relevant control signals and physical registers are stored in this table, which paired with the physical register file allows for the instructions to be executed. The reservation station is first created in the Dispatch module, and subsequently accessed in the Fire module. ROB (Reorder Buffer) The reorder buffer keeps track of what order the instructions are originally in, so that they can be retired in-order. While the processor efficiency benefits greatly from out-of-order execution, the ROB ensures that those		'-
with the architectural registers in RISC-IV, of which x0 is reserved to always keep a value of 0. The free pool is created in the Rename module. Reservation Station The reservation station holds all the decoded information for incoming instructions as well as their corresponding renamed physical registers in a 2D table. This table also contains signal bits that indicate whether the (physical) source registers of an instruction are ready, which will allow - assuming a relevant functional unit is also ready - for the instruction to be executed. All relevant control signals and physical registers are stored in this table, which paired with the physical register file allows for the instructions to be executed. The reservation station is first created in the Dispatch module, and subsequently accessed in the Fire module. ROB (Reorder Buffer) The reorder buffer keeps track of what order the instructions are originally in, so that they can be retired in-order. While the processor efficiency benefits greatly from out-of-order execution, the ROB ensures that those		'
is reserved to always keep a value of 0. The free pool is created in the Rename module. Reservation Station The reservation station holds all the decoded information for incoming instructions as well as their corresponding renamed physical registers in a 2D table. This table also contains signal bits that indicate whether the (physical) source registers of an instruction are ready, which will allow - assuming a relevant functional unit is also ready - for the instruction to be executed. All relevant control signals and physical registers are stored in this table, which paired with the physical register file allows for the instructions to be executed. The reservation station is first created in the Dispatch module, and subsequently accessed in the Fire module. ROB (Reorder Buffer) The reorder buffer keeps track of what order the instructions are originally in, so that they can be retired in-order. While the processor efficiency benefits greatly from out-of-order execution, the ROB ensures that those		
Reservation Station The reservation station holds all the decoded information for incoming instructions as well as their corresponding renamed physical registers in a 2D table. This table also contains signal bits that indicate whether the (physical) source registers of an instruction are ready, which will allow - assuming a relevant functional unit is also ready - for the instruction to be executed. All relevant control signals and physical registers are stored in this table, which paired with the physical register file allows for the instructions to be executed. The reservation station is first created in the Dispatch module, and subsequently accessed in the Fire module. ROB (Reorder Buffer) The reorder buffer keeps track of what order the instructions are originally in, so that they can be retired in-order. While the processor efficiency benefits greatly from out-of-order execution, the ROB ensures that those		
The reservation station holds all the decoded information for incoming instructions as well as their corresponding renamed physical registers in a 2D table. This table also contains signal bits that indicate whether the (physical) source registers of an instruction are ready, which will allow - assuming a relevant functional unit is also ready - for the instruction to be executed. All relevant control signals and physical registers are stored in this table, which paired with the physical register file allows for the instructions to be executed. The reservation station is first created in the Dispatch module, and subsequently accessed in the Fire module. ROB (Reorder Buffer) The reorder buffer keeps track of what order the instructions are originally in, so that they can be retired in-order. While the processor efficiency benefits greatly from out-of-order execution, the ROB ensures that those		
for incoming instructions as well as their corresponding renamed physical registers in a 2D table. This table also contains signal bits that indicate whether the (physical) source registers of an instruction are ready, which will allow - assuming a relevant functional unit is also ready - for the instruction to be executed. All relevant control signals and physical registers are stored in this table, which paired with the physical register file allows for the instructions to be executed. The reservation station is first created in the Dispatch module, and subsequently accessed in the Fire module. ROB (Reorder Buffer) The reorder buffer keeps track of what order the instructions are originally in, so that they can be retired in-order. While the processor efficiency benefits greatly from out-of-order execution, the ROB ensures that those	Degeneration Station	
renamed physical registers in a 2D table. This table also contains signal bits that indicate whether the (physical) source registers of an instruction are ready, which will allow - assuming a relevant functional unit is also ready - for the instruction to be executed. All relevant control signals and physical registers are stored in this table, which paired with the physical register file allows for the instructions to be executed. The reservation station is first created in the Dispatch module, and subsequently accessed in the Fire module. ROB (Reorder Buffer) The reorder buffer keeps track of what order the instructions are originally in, so that they can be retired in-order. While the processor efficiency benefits greatly from out-of-order execution, the ROB ensures that those	Reservation Station	
contains signal bits that indicate whether the (physical) source registers of an instruction are ready, which will allow - assuming a relevant functional unit is also ready - for the instruction to be executed. All relevant control signals and physical registers are stored in this table, which paired with the physical register file allows for the instructions to be executed. The reservation station is first created in the Dispatch module, and subsequently accessed in the Fire module. ROB (Reorder Buffer) The reorder buffer keeps track of what order the instructions are originally in, so that they can be retired in-order. While the processor efficiency benefits greatly from out-of-order execution, the ROB ensures that those		
source registers of an instruction are ready, which will allow - assuming a relevant functional unit is also ready - for the instruction to be executed. All relevant control signals and physical registers are stored in this table, which paired with the physical register file allows for the instructions to be executed. The reservation station is first created in the Dispatch module, and subsequently accessed in the Fire module. ROB (Reorder Buffer) The reorder buffer keeps track of what order the instructions are originally in, so that they can be retired in-order. While the processor efficiency benefits greatly from out-of-order execution, the ROB ensures that those		
allow - assuming a relevant functional unit is also ready - for the instruction to be executed. All relevant control signals and physical registers are stored in this table, which paired with the physical register file allows for the instructions to be executed. The reservation station is first created in the Dispatch module, and subsequently accessed in the Fire module. ROB (Reorder Buffer) The reorder buffer keeps track of what order the in- structions are originally in, so that they can be retired in-order. While the processor efficiency benefits greatly from out-of-order execution, the ROB ensures that those		(- ,)
signals and physical registers are stored in this table, which paired with the physical register file allows for the instructions to be executed. The reservation station is first created in the Dispatch module, and subsequently accessed in the Fire module. ROB (Reorder Buffer) The reorder buffer keeps track of what order the instructions are originally in, so that they can be retired in-order. While the processor efficiency benefits greatly from out-of-order execution, the ROB ensures that those		, · · · · · · · · · · · · · · · · · · ·
which paired with the physical register file allows for the instructions to be executed. The reservation station is first created in the Dispatch module, and subsequently accessed in the Fire module. ROB (Reorder Buffer) The reorder buffer keeps track of what order the instructions are originally in, so that they can be retired in-order. While the processor efficiency benefits greatly from out-of-order execution, the ROB ensures that those		- for the instruction to be executed. All relevant control
instructions to be executed. The reservation station is first created in the Dispatch module, and subsequently accessed in the Fire module. ROB (Reorder Buffer) The reorder buffer keeps track of what order the instructions are originally in, so that they can be retired in-order. While the processor efficiency benefits greatly from out-of-order execution, the ROB ensures that those		signals and physical registers are stored in this table,
first created in the Dispatch module, and subsequently accessed in the Fire module. ROB (Reorder Buffer) The reorder buffer keeps track of what order the instructions are originally in, so that they can be retired in-order. While the processor efficiency benefits greatly from out-of-order execution, the ROB ensures that those		
accessed in the Fire module. ROB (Reorder Buffer) The reorder buffer keeps track of what order the instructions are originally in, so that they can be retired in-order. While the processor efficiency benefits greatly from out-of-order execution, the ROB ensures that those		
ROB (Reorder Buffer) The reorder buffer keeps track of what order the instructions are originally in, so that they can be retired in-order. While the processor efficiency benefits greatly from out-of-order execution, the ROB ensures that those		_ · · · · · · · · · · · · · · · · · · ·
structions are originally in, so that they can be retired in-order. While the processor efficiency benefits greatly from out-of-order execution, the ROB ensures that those	DOD (D. I. D. C.)	
in-order. While the processor efficiency benefits greatly from out-of-order execution, the ROB ensures that those	ROB (Reorder Buffer)	_
from out-of-order execution, the ROB ensures that those		
·		
instructions are sum remed in order to prevent data maz-		· ·
ards. The reorder buffer is created in the dispatch mod-		
ule and is subsequently accessed and modified in the re-		
tire module.		_

Table 2: Microarchitecture Blocks Necessary for Out of Order Execution

Figure 1: Test Case 1 Non-memory Instructions (hexadecimal values)

```
x2: 00000000000000000000000000011011
 x3: 00000000000000000000000000000111
 x4: 0000000000000000000000000000111
 x6: 00000000000000000000000000000001001
 x7: 00000000000000000000000000001111
 x9: 0000000000000000000000000000111
 # Register File 2 (x2): 00000000000000000000000000011011
       # Register File 3 (x3): 00000000000000000000000000000111
       # Register File 4 (x4): 00000000000000000000000000000111
       # Register File 7 (x7): 0000000000000000000000000001111
       # Register File 9 (x9): 0000000000000000000000000000111
       Figure 2: Final ModelSim architectural registers displaying correct values (Example 1)
 Example 2. Instructions including LW, SW, ADDI, ANDI, ADD, SUB, XOR, SRA (Includes memory):
_{1} addi x2, x0, 6 -> x2 = 0 + 0110 = 0110
_{2} addi x3, x0, 15 -> x3 = 0 + 1111 = 1111
_3 addi x1, x2, 36 -> x1 = 0110 + 36 = 101010
4 sw x3, x3, 9 -> 1111 + 1001 = 11000 (store 1111 in memory[11000])
_{5} add x4, x3, x2 -> x4 = 1111 + 0110 = 010101
_{6} add x0, x0, x0 \rightarrow x0 = 0 (by definition)
_{7} sw x1, x0, 0 -> 0 + 0 = 0 -> (store 101010 in memory[0])
s lw x2, 24, x0 \rightarrow x2 = memory[0 + 11000] = memory[11000] = 1111
9 \text{ xor } x6, x2, x3 \rightarrow x6 = 1111 ^ 1111 = 0
10 \text{ lw x3}, xo, 0 -> x3 = memory [0 + 0] = 101010
11 sub x5, x3, x4 -> 101010 - 10101 = 010101
_{12} sra x7, x2, x9 -> x7 = 1111 >> 0 = 1111
13 and x9, x3, 23 -> x9 = 101010 & 10111 = 000010
_{14} sw x5, x7, 1 -> 1111 + 1 = 10000 (store 10101 in memory[10000])
 Final register file values:
 x2: 0000000000000000000000000001111
 x3: 0000000000000000000000000000101010
 x4: 000000000000000000000000000010101
 x5: 00000000000000000000000000000010101
 x7: 00000000000000000000000000001111
```

Figure 3: Test Case 2, All Instructions, including LW and SW (hexadecimal values)

memory[0]: 101010 memory[16]: 10101 memory[24]: 1111

Figure 4: Final ModelSim architectural registers displaying correct values (Example 2)

3.2 Area / Resource and Power Utilization

In addition to the verification of functionality, the area and power usage of the design must be taken into account. Since FPGA resources are fixed, the area usage is measured in terms of FPGA resource utilization. In Table 3, the area / resource utilization is shown. Table 4 displays the power usage for each module.

4 Discussion

From a functional standpoint, the different modules each work to ensure their part of the pipeline is completed correctly before the instruction reaches the next module. The presence of the ROB, reservation station, free pool, and RAT ensure that out of order execution is completed properly without data hazards. The OoO execution aspect of the processor greatly helps in efficiently executing instructions without having to wait unnecessarily for previous instructions to finish. While the instructions must still be retired in-order, having the execution finish based on which instructions are available greatly helps in improving throughput. Pairing this with pipelining and being 2-issue superscalar further increases the processor throughput and overall performance. Combining the different optimizations has a strong effect; for example, the superscalar aspect of the processor causes more instructions to be stored in the reservation station each clock cycle. This in turn presents more options to the OoO processor to complete instructions in whatever order is most efficient, rather than simply waiting for instructions to complete.

The design was simulated and verified using ModelSim. In Quartus, the design was synthesized to find area and power results. In processor design, PPA (Power, Performance, and Area) values are of interest to use as an evaluation metric. Regarding the area results, the number of logic elements is lowest in the Fetch module, which intuitively makes sense due to the simple nature of the task (simply assigning values from a text file to memory). The Fire module uses the most amount of logic elements, which is to be expected as it contains the logic where multiple instructions are taken from the reservation station and executed in each of the functional units. Most of the logic elements are allocated for the more complex modules later in the pipeline, such as fire, retire, and dispatch. There are a number of loops in each of these modules which require many logic element resources to

Fetch	Total Logic Elements: 1
	Total Registers: 0
	Total Modular Pins: 65
	Total Combinational Functions: 1
	Logic element usage by number of LUT inputs
	4 input functions: 0
	3 input functions: 0
	≤2 input functions: 1
Decode	Total Logic Elements: 183
	Total Registers: 138
	Total Modular Pins: 189
	Total Combinational Functions: 101
	Logic element usage by number of LUT inputs
	4 input functions: 46
	3 input functions: 29
	≤2 input functions: 26
Rename	Total Logic Elements: 423
	Total Registers: 85
	Total Modular Pins: 185
	Total Combinational Functions: 412
	Logic element usage by number of LUT inputs
	4 input functions: 240
	3 input functions: 150
	≤2 input functions: 23
Dispatch	Total Logic Elements: 1576
1	Total Registers: 1400
	Total Modular Pins: 1922
	Total Combinational Functions: 204
	Logic element usage by number of LUT inputs
	4 input functions: 179
	3 input functions: 2
	≤ 2 input functions: 13
Fire	Total Logic Elements: 257472
	Total Registers: 3212
	Total Modular Pins: 4909
	Total Combinational Functions: 257472
	Logic element usage by number of LUT inputs:
	4 input functions: 245651
	3 input functions: 9029
	≤ 2 input functions: 2792
Retire	Total Logic Elements: 33098
	Total Registers: 1060
	Total Modular Pins: 36293
	Total Combinational Functions: 33098
	Logic element usage by number of LUT inputs:
	4 input functions: 32789
	3 input functions: 150
1	≤2 input functions: 159

Table 3: Area / Resource Utilization of Modules on FPGA $\,$

Fetch	$45.76~\mathrm{mW}$
Decode	$46.20~\mathrm{mW}$
Rename	46.19 mW
Dispatch	$46.12 \mathrm{\ mW}$
Fire	$46.05~\mathrm{mW}$
Retire	$45.96~\mathrm{mW}$

Table 4: Power Usage of Modules on FPGA

implement. The input pins to the Retire module seem high (36293), but the majority of them are unused memory bits. If desired, the memory available to the module can be lessened to reduce these modular pins. The default toggle rate used for input I/O signals for power calculations was set to 12.5%, which is the default in Quartus. The default toggle rate for the remaining signals - non I/O - was also set to 12.5%. In regards to the power usage of the design, the modules are similar in their estimated usage. The fetch module has the lowest estimated power usage which is to be expected due to its simple logic.

5 Conclusion

The design of processors can be complex with many tradeoffs needing to be taken into account. The processor built for this project successfully accomplishes OoO (out of order) execution, superscalar execution (2 issue), and pipelining. The processor achieves this by utilizing a reservation station, ROB (Re-order buffer), free pool, register renaming, forwarding, and a physical register file. In addition to functionality, processors should be designed in a manner that optimizes for throughput, efficiency, power, and area / resource utilization. Each module should be designed with minimal redundancy in logic and hardware in order to maximize the efficiency of the processor.

6 Acknowledgements

This project was primarily created with the knowledge given in Professor Nader Schatbakhsh's UCLA ECE M116C (Computer Architecture) course. Here are links to the lecture videos from Fall 2023 which are most relevant to this project:

- 1. L10 Superscalar and Intro to OoO
- 2. L11 Out of Order Execution
- 3. L12 Cache Design

References

- [1] Nader Sehatbakhsh, Superscalar and Intro to OoO, https://www.youtube.com/watch?v=nrJxRNfmgbQ&ab_channel=NaderSehatbakhsh
- [2] Nader Sehatbakhsh, Out of Order Execution, https://www.youtube.com/watch?v=db6UHxfw0C4&ab_channel=NaderSehatbakhsh
- [3] Nader Sehatbakhsh, Cache Design, https://www.youtube.com/watch?v=RwdiDAaK6U8&ab_channel=NaderSehatbakhsh

Appendix I - interface.sv file

```
1
2
      interface InstructionInterface;
         logic [31:0] firstinstruction;
3
         logic [31:0] secondinstruction;
4
5
      endinterface
6
7
8
      interface DecodeInterface;
9
         // Signals related to the first
10
         instruction logic [31:0] firstinstruction;
11
         logic [6:0] opcode1;
12
         logic [4:0] rs1_1;
         logic [4:0] rs2_1;
13
14
         logic [4:0] rd 1;
15
         logic regWrite1;
16
         logic [2:0] aluOp1;
17
         logic aluSrc1;
18
         logic memWrite1;
19
         logic memRead1;
20
         logic memtoReg1;
21
         logic signed [31:0] imm1;
22
23
         // Signals related to the second instruction
24
         logic [31:0] secondinstruction;
25
         logic [6:0] opcode2;
26
         logic [4:0] rs1_2;
27
         logic [4:0] rs2_2;
28
         logic [4:0] rd 2;
29
         logic regWrite2;
30
         logic [2:0] aluOp2;
31
         logic aluSrc2;
32
         logic memWrite2;
33
         logic memRead2;
34
         logic memtoReg2;
35
         logic signed [31:0] imm2;
36
      endinterface
37
38
39
       interface RegisterRenamingInterface;
40
         logic [4:0] src1 instr;
41
         logic [4:0] src2_instr;
42
         logic [4:0] dest instr;
43
         logic [4:0] src1 instr2;
44
         logic [4:0] src2_instr2;
45
         logic [4:0] dest instr2;
46
47
         logic [5:0] src1_phys;
48
         logic [5:0] src2 phys;
49
         logic [5:0] dest_phys;
50
         logic [5:0] src1 phys2;
51
         logic [5:0] src2_phys2;
52
         logic [5:0] dest_phys2;
53
```

```
// Pass in the extra items from decode that
54
        // will be eventually needed by dispatch
55
        // (don't need the architectural registers since creating
56
        // the physical registers in this stage)
57
58
59
        // Signals related to the first instruction
        logic [6:0] renameopcode1;
60
        logic regWrite1;
61
62
        logic [2:0] aluOp1;
        logic aluSrc1;
63
64
        logic memWrite1;
65
        logic memRead1;
        logic memtoReg1;
66
        logic signed [31:0] imm1;
67
68
69
        // Signals related to the second instruction
70
        logic [6:0] renameopcode2;
        logic regWrite2;
71
72
        logic [2:0] aluOp2;
73
        logic aluSrc2;
        logic memWrite2;
74
75
        logic memRead2;
76
        logic memtoReg2;
77
        logic signed [31:0] imm2;
78
79
        logic ready src1 instr;
80
        logic ready src2 instr;
        logic ready_src1_instr2;
81
        logic ready_src2_instr2;
82
        logic [63:0] readyregs;
83
84
        logic [5:0] overwrittendest phys1;
85
86
        logic [5:0] overwrittendest_phys2;
87
88
        logic [4:0] destihold;
        logic [4:0] destihold2;
89
90
91
        logic [5:0] free regs [0:1];
92
93
94
      endinterface
95
96
      interface DispatchingInterface;
97
        logic [5:0] src1_phys;
98
        logic [5:0] src2_phys;
99
        logic [5:0] dest phys;
        logic [5:0] src1_phys2;
100
        logic [5:0] src2_phys2;
101
102
        logic [5:0] dest phys2;
103
        // Info that is coming in from decode->rename->dispatch
104
105
106
        // Signals related to the first instruction
        logic [6:0] dispatchopcode1;
107
108
        logic regWrite1;
        logic [2:0] aluOp1;
109
```

```
110
        logic aluSrc1;
        logic memWrite1;
111
        logic memRead1;
112
        logic memtoReg1;
113
114
        logic signed [31:0] imm1;
115
        // Signals related to the second instruction
116
        logic [6:0] opcode2;
117
         logic regWrite2;
118
119
        logic [2:0] aluOp2;
        logic aluSrc2;
120
        logic memWrite2;
121
122
        logic memRead2;
        logic memtoReg2;
123
        logic signed [31:0] imm2;
124
        logic [84:0] rs array[0:15];
125
126
        logic [18:0] rob[0:15];
127
128
        logic ready src1 instr;
129
        logic ready_src2_instr;
130
        logic ready_src1_instr2;
         logic ready src2 instr2;
131
132
        logic [63:0] readyregs;
133
        logic [5:0] overwrittendest phys1;
134
        logic [5:0] overwrittendest_phys2;
135
136
137
        logic [4:0] destihold;
        logic [4:0] destihold2;
138
139
140
        logic [15:0] complete array;
141
        logic [3:0] retire_rob [0:1];
        logic [3:0] clear_rs [0:2];
142
143
144
      endinterface
145
      interface FireInterface;
146
147
         logic [84:0] rs array[0:15];
148
         logic [18:0] rob[0:15];
        logic [31:0] physregisters [63:0];
149
150
        logic [15:0] complete array;
        logic [31:0] store_address;
151
        logic [31:0] store_value;
152
        logic [31:0] load address;
153
154
        logic [15:0] store_complete_array;
155
        logic [31:0] memory [0:1023];
        logic [3:0] clear_rs [0:2];
156
157
      endinterface
158
159
      interface RetireInterface;
160
161
        logic [18:0] rob[0:15];
        logic [31:0] physregisters [63:0];
162
163
        logic [31:0] regfile [0:31];
        logic [15:0] complete array;
164
165
        logic [31:0] store address;
```

```
166
        logic [31:0] store_value;
        logic [31:0] load_address;
167
        logic [15:0] store_complete_array;
168
        logic [31:0] memory [0:1023];
169
        logic [3:0] retire_rob [0:1];
170
        logic [5:0] free_regs [0:1];
171
172
      endinterface
173
174
```

Appendix II - TopModule.sv file

```
1
2
      module TopModule;
3
        reg clk;
4
5
6
        reg reset;
        InstructionInterface myInterface();
8
9
        DecodeInterface decodeInterface();
10
11
12
        RegisterRenamingInterface renamingInterface();
13
14
        DispatchingInterface dispatchinterface();
15
16
        FireInterface fireinterface();
17
18
        RetireInterface retireinterface();
19
20
        // Module instantiation of Fetch
21
        module Fetch2 myModule (
22
           .clk(clk),
23
           .firstinstruction(myInterface.firstinstruction),
24
           .secondinstruction(myInterface.secondinstruction)
25
        );
26
27
      // Module instantiation of Decode module
28
       Decode2 decodeModule (
29
         .clk(clk),
30
         .firstinstruction(decodeInterface.firstinstruction),
31
         .secondinstruction(decodeInterface.secondinstruction),
32
         .opcode1(decodeInterface.opcode1),
33
         .rs1 1(decodeInterface.rs1 1),
         .rs2_1(decodeInterface.rs2_1),
34
         .rd 1(decodeInterface.rd 1),
35
         .regWrite1(decodeInterface.regWrite1),
36
         .aluOp1(decodeInterface.aluOp1),
37
         .aluSrc1(decodeInterface.aluSrc1),
38
39
         .memWrite1(decodeInterface.memWrite1),
40
         .memRead1(decodeInterface.memRead1),
41
         .memtoReg1(decodeInterface.memtoReg1),
42
         .imm1(decodeInterface.imm1),
43
         .opcode2(decodeInterface.opcode2),
44
         .rs1 2(decodeInterface.rs1 2),
45
         .rs2 2(decodeInterface.rs2 2),
46
         .rd 2(decodeInterface.rd 2),
47
         .regWrite2(decodeInterface.regWrite2),
48
         .aluOp2(decodeInterface.aluOp2),
49
         .aluSrc2(decodeInterface.aluSrc2),
50
         .memWrite2(decodeInterface.memWrite2),
51
         .memRead2(decodeInterface.memRead2),
52
         .memtoReg2(decodeInterface.memtoReg2),
53
         .imm2(decodeInterface.imm2)
```

```
54
      );
55
56
      // Module instantiation of Rename module
57
58
        RegisterRenaming renamingModule (
59
           .clk(clk),
           .src1 instr(renamingInterface.src1 instr),
60
           .src2_instr(renamingInterface.src2_instr),
61
62
           .dest_instr(renamingInterface.dest_instr),
           .src1 instr2(renamingInterface.src1 instr2),
63
64
           .src2 instr2(renamingInterface.src2 instr2),
           .dest instr2(renamingInterface.dest instr2),
65
66
           .rename enable(1'b1),
           .src1 phys(renamingInterface.src1 phys),
67
           .src2 phys(renamingInterface.src2 phys),
68
69
           .dest phys(renamingInterface.dest phys),
70
           .src1_phys2(renamingInterface.src1_phys2),
71
           .src2 phys2(renamingInterface.src2 phys2),
           .dest_phys2(renamingInterface.dest_phys2),
72
73
           .reset(reset),
74
75
            .outrenameopcode1(predispatchinterface.outrenameopcode1),
            .outrenameopcode2(predispatchinterface.outrenameopcode2),
76
77
78
           .renameopcode1(renamingInterface.renameopcode1),
79
           .renameopcode2(renamingInterface.renameopcode2),
80
           .ready_src1_instr(renamingInterface.ready_src1_instr),
81
82
           .ready src2 instr(renamingInterface.ready src2 instr),
           .ready src1 instr2(renamingInterface.ready src1 instr2),
83
           .ready_src2_instr2(renamingInterface.ready_src2_instr2),
84
           .readyregs(renamingInterface.readyregs),
85
86
           .overwrittendest_phys1(renamingInterface.overwrittendest phys1),
87
88
           .overwrittendest phys2(renamingInterface.overwrittendest phys2),
89
           .destihold(renamingInterface.destihold),
90
           .destihold2(renamingInterface.destihold2),
91
92
           .free_regs(renamingInterface.free_regs)
93
        );
94
95
      // Module instantiation of Dispatch module
        Dispatch2 dispatchModule (
96
97
           .clk(clk),
           .src1 phys(dispatchinterface.src1 phys),
98
99
           .src2 phys(dispatchinterface.src2 phys),
           .dest phys(dispatchinterface.dest phys),
100
101
           .src1 phys2(dispatchinterface.src1 phys2),
           .src2 phys2(dispatchinterface.src2 phys2),
102
           .dest_phys2(dispatchinterface.dest_phys2),
103
104
         // Signals that came from decode->rename->dispatch
105
106
         .dispatchopcode1(dispatchinterface.dispatchopcode1),
         .regWrite1(dispatchinterface.regWrite1),
107
         .aluOp1(dispatchinterface.aluOp1),
108
         .aluSrc1(dispatchinterface.aluSrc1),
109
```

```
.memWrite1(dispatchinterface.memWrite1),
110
111
         .memRead1(dispatchinterface.memRead1),
         .memtoReg1(dispatchinterface.memtoReg1),
112
         .imm1(dispatchinterface.imm1),
113
114
         .decode enable(1'b1),
         .opcode2(dispatchinterface.opcode2),
115
         .regWrite2(dispatchinterface.regWrite2),
116
117
         .aluOp2(dispatchinterface.aluOp2),
118
         .aluSrc2(dispatchinterface.aluSrc2),
         .memWrite2(dispatchinterface.memWrite2),
119
120
         .memRead2(dispatchinterface.memRead2),
         .memtoReg2(dispatchinterface.memtoReg2),
121
122
         .imm2(dispatchinterface.imm2),
         .rs array(dispatchinterface.rs array),
123
         .rob(dispatchinterface.rob),
124
125
         .ready src1 instr(dispatchinterface.ready src1 instr),
126
         .ready src2 instr(dispatchinterface.ready src2 instr),
127
128
         .ready src1 instr2(dispatchinterface.ready src1 instr2),
129
         .ready_src2_instr2(dispatchinterface.ready_src2_instr2),
         .readyregs(dispatchinterface.readyregs),
130
131
         .overwrittendest phys1(dispatchinterface.overwrittendest phys1),
132
         .overwrittendest phys2(dispatchinterface.overwrittendest phys2),
133
134
         .destihold(dispatchinterface.destihold),
135
         .destihold2(dispatchinterface.destihold2),
136
         .complete array(dispatchinterface.complete array),
137
         .retire rob(dispatchinterface.retire rob),
138
139
         .clear_rs(dispatchinterface.clear_rs)
140
         );
141
142
143
      // Module instantiation of Fire module
144
      Fire2 fireModule (
         .clk(clk),
145
         .rs_array(fireinterface.rs_array),
146
         .rob(fireinterface.rob),
147
148
         .physregisters(fireinterface.physregisters),
         .complete array(fireinterface.complete array),
149
         .store_address(fireinterface.store_address),
150
151
         .store_value(fireinterface.store_value),
         .load address(fireinterface.load address),
152
153
         .store complete array(fireinterface.store complete array),
         .memory(fireinterface.memory),
154
155
         .clear rs(fireinterface.clear rs)
156
         );
157
      // Module instantiation of Retire module
158
159
      Retire2 retireModule (
160
         .clk(clk),
         .rob(retireinterface.rob),
161
162
         .physregisters(retireinterface.physregisters),
         .complete array(retireinterface.complete array),
163
164
         .store address(retireinterface.store address),
         .store value(retireinterface.store value),
165
```

```
.load address(retireinterface.load address),
166
167
         .store complete array(retireinterface.store complete array),
         .memory(retireinterface.memory),
168
         .retire rob(retireinterface.retire rob),
169
170
         .free_regs(retireinterface.free_regs)
171
        );
172
173
174
        // Connect the fetch output to the decode input
175
       always comb begin
176
          decodeInterface.firstinstruction = myInterface.firstinstruction;
          decodeInterface.secondinstruction = myInterface.secondinstruction;
177
178
        end;
179
180
181
      // Connect the renaming output to the decode input
182
      always comb begin
183
        renamingInterface.src1 instr = decodeInterface.rs1 1;
184
        renamingInterface.src2 instr = decodeInterface.rs2 1;
185
        renamingInterface.dest instr = decodeInterface.rd 1;
186
187
        renamingInterface.src1 instr2 = decodeInterface.rs1 2;
         renamingInterface.src2_instr2 = decodeInterface.rs2_2;
188
189
        renamingInterface.dest instr2 = decodeInterface.rd 2;
190
191
        // Pass through the items from Decode that
         // will eventually be used by dispatch
192
        renamingInterface.renameopcode1 = decodeInterface.opcode1;
193
        renamingInterface.regWrite1 = decodeInterface.regWrite1;
194
        renamingInterface.aluOp1 = decodeInterface.aluOp1;
195
        renamingInterface.aluSrc1 = decodeInterface.aluSrc1;
196
        renamingInterface.memWrite1 = decodeInterface.memWrite1;
197
198
        renamingInterface.memRead1 = decodeInterface.memRead1;
        renamingInterface.memtoReg1 = decodeInterface.memtoReg1;
199
200
         renamingInterface.imm1 = decodeInterface.imm1;
201
202
         renamingInterface.renameopcode2 = decodeInterface.opcode2;
         renamingInterface.regWrite2 = decodeInterface.regWrite2;
203
204
         renamingInterface.aluOp2 = decodeInterface.aluOp2;
205
         renamingInterface.aluSrc2 = decodeInterface.aluSrc2;
        renamingInterface.memWrite2 = decodeInterface.memWrite2;
206
207
        renamingInterface.memRead2 = decodeInterface.memRead2;
        renamingInterface.memtoReg2 = decodeInterface.memtoReg2;
208
209
         renamingInterface.imm2 = decodeInterface.imm2;
210
211
        renamingInterface.free regs = retireinterface.free regs;
212
      end;
213
214
215
      always comb begin
        dispatchinterface.src1_phys = renamingInterface.src1_phys;
216
        dispatchinterface.src2 phys = renamingInterface.src2 phys;
217
218
        dispatchinterface.dest_phys = renamingInterface.dest_phys;
        dispatchinterface.src1 phys2 = renamingInterface.src1 phys2;
219
220
        dispatchinterface.src2_phys2 = renamingInterface.src2_phys2;
221
        dispatchinterface.dest_phys2 = renamingInterface.dest_phys2;
```

```
223
        dispatchinterface.dispatchopcode1 = renamingInterface.renameopcode1;
        dispatchinterface.regWrite1 = renamingInterface.regWrite1;
224
        dispatchinterface.aluOp1 = renamingInterface.aluOp1;
225
        dispatchinterface.aluSrc1 = renamingInterface.aluSrc1;
226
        dispatchinterface.memWrite1 = renamingInterface.memWrite1;
227
        dispatchinterface.memRead1 = renamingInterface.memRead1;
228
229
        dispatchinterface.memtoReg1 = renamingInterface.memtoReg1;
230
        dispatchinterface.imm1 = renamingInterface.imm1;
231
232
        dispatchinterface.opcode2 = renamingInterface.renameopcode2;
        dispatchinterface.regWrite2 = renamingInterface.regWrite2;
233
234
        dispatchinterface.aluOp2 = renamingInterface.aluOp2;
        dispatchinterface.aluSrc2 = renamingInterface.aluSrc2;
235
        dispatchinterface.memWrite2 = renamingInterface.memWrite2;
236
        dispatchinterface.memRead2 = renamingInterface.memRead2;
237
        dispatchinterface.memtoReg2 = renamingInterface.memtoReg2;
238
        dispatchinterface.imm2 = renamingInterface.imm2;
239
240
241
        dispatchinterface.ready src1 instr = renamingInterface.ready src1 instr;
        dispatchinterface.ready_src2_instr = renamingInterface.ready_src2_instr;
242
243
        dispatchinterface.ready src1 instr2 = renamingInterface.ready src1 instr2;
244
        dispatchinterface.ready_src2_instr2 = renamingInterface.ready_src2_instr2;
245
        dispatchinterface.readyregs = renamingInterface.readyregs;
246
247
        dispatchinterface.overwrittendest_phys1 = renamingInterface.overwrittendest_phys1;
248
        dispatchinterface.overwrittendest_phys2 = renamingInterface.overwrittendest_phys2;
249
250
        dispatchinterface.destihold = renamingInterface.destihold;
251
252
        dispatchinterface.destihold2 = renamingInterface.destihold2;
253
254
        dispatchinterface.retire rob = retireinterface.retire rob;
255
256
        dispatchinterface.clear rs = fireinterface.clear rs;
257
      end;
258
259
260
      always comb begin
261
        fireinterface.rs array = dispatchinterface.rs array;
        fireinterface.rob = dispatchinterface.rob;
262
263
        fireinterface.complete_array = dispatchinterface.complete_array;
264
      end;
265
266
267
      always comb begin
268
        retireinterface.rob = fireinterface.rob;
        retireinterface.physregisters = fireinterface.physregisters;
269
        retireinterface.complete array = fireinterface.complete array;
270
271
        retireinterface.store_address = fireinterface.store_address;
        retireinterface.store_value = fireinterface.store_value;
272
273
        retireinterface.load address = fireinterface.load address;
274
        retireinterface.store_complete_array = fireinterface.store_complete_array;
        fireinterface.memory = retireinterface.memory;
275
276
      end;
277
```

222

```
278
      // Clock signal
        always
279
        begin
280
281
          #5 clk = 1;
282
          #5 clk = 0;
283
        end
284
285
      // Display for clock signal
286
      /*
287
      initial begin
288
        $display("Time %0t: clk = %b", $time, clk);
289
      end
      */
290
291
292
        // Reset logic
293
294
        initial begin
295
           // Initialize reset at the beginning of simulation
296
           reset = 1'b1;
297
          #10 reset = 1'b0; // Unset reset after 10 time units
298
        end
299
300
301
      // Display for positive clock edge
302
       always ff @(posedge clk) begin
303
           // Rotate the data_from_file array to get the next 4 values on each clock cycle
304
      $display("Clock edge detected at time %0t", $time);
305
306
307
      end
308
      */
309
310
      endmodule
```

Appendix III - Fetch2.sv file

```
1
 2
   module Fetch2 (
3
      input logic clk,
      output reg [31:0] firstinstruction,
4
5
      output reg [31:0] secondinstruction
6
   );
7
      reg [63:0] data_from_file = 32'h0;
8
9
      reg [7:0] mem [0:255];
10
      reg clk1;
11
12
      // Logic to read values from text file (can change filepath if needed)
13
      initial begin
14
        $readmemh("C:/Users/abbas/OneDrive/Documents/quartusfiles/try1.txt", mem);
15
        // Display the contents of the memory after reading from the file
16
17
        $display("Memory contents after reading from file:");
        for (int i = 0; i <= 30; i = i + 1) begin
18
          $display("mem[%0d] = %h", i, mem[i]);
19
20
        end
21
22
      end
23
24
      int i = -8;
25
      always @(posedge clk) begin
26
        // Rotate the data from file array to get the next 4 values on each clock
27
28
        cycle $display("Clock edge detected at time %0t", $time);
29
        data\_from\_file <= \{mem[i+7], mem[i+6], mem[i+5], mem[i+4], mem[i+3], mem[i+2], mem[i+1], mem[i]\}
30
    };
31
        i \leftarrow i + 8;
32
33
        firstinstruction <= {mem[i], mem[i+1], mem[i+2], mem[i+3]};</pre>
34
        secondinstruction <= {mem[i+4], mem[i+5],mem[i+6],mem[i+7]};</pre>
35
       ///$display("data from file = %b", data from file);
36
       ////$display("memory =%h,%h,%h,%h,%h,%h,%h,", mem[i+7], mem[i+6],mem[i+5],mem[i+4],
37
    mem[i+3], mem[i+2], mem[i+1], mem[i]);
       ////$display("firstinstruction = %b, secondinstruction = %b", firstinstruction,
38
    secondinstruction);
39
       ////$display("i = %d", i);
       $display("firstinstruction = %b, secondinstruction = %b", firstinstruction,
40
    secondinstruction);
41
      end
42
   endmodule
43
44
45
```

Appendix IV - Decode2.sv file

```
1
2
      module Decode2 (
3
         input logic clk,
4
         input logic [31:0] firstinstruction,
5
         input logic [31:0] secondinstruction,
6
         output logic [6:0] opcode1,
7
         output logic [6:0] opcode2,
8
         output logic [4:0] rs1_1,
9
         output logic [4:0] rs1 2,
10
         output logic [4:0] rs2_1,
11
         output logic [4:0] rs2 2,
12
         output logic [4:0] rd 1,
13
         output logic [4:0] rd_2,
14
         output logic regWrite1,
15
         output logic regWrite2,
16
         output logic [2:0] aluOp1,
17
         output logic [2:0] alu0p2,
18
         output logic aluSrc1,
19
         output logic aluSrc2,
20
         output logic memWrite1,
21
         output logic memWrite2,
22
         output logic memRead1,
23
         output logic memRead2,
24
         output logic memtoReg1,
25
         output logic memtoReg2,
26
         output logic signed [31:0] imm1,
27
         output logic signed [31:0] imm2
28
       );
29
30
         static logic [2:0] funct3 1, funct3 2;
31
         static logic [6:0] funct7_1, funct7_2;
32
33
      logic [6:0] firstopcode1;
34
       logic [6:0] firstopcode2;
35
      logic [2:0] firstfunct3_1;
36
      logic [2:0] firstfunct3_2;
37
      logic [6:0] firstfunct7 1;
38
      logic [6:0] firstfunct7_2;
39
40
      always_ff @(posedge clk) begin
41
           firstopcode1 <= firstinstruction[6:0];</pre>
42
           firstopcode2 <= secondinstruction[6:0];</pre>
43
           firstfunct3 1 <= firstinstruction[14:12];</pre>
44
           firstfunct3_2 <= secondinstruction[14:12];</pre>
45
           firstfunct7 1 <= firstinstruction[31:25];</pre>
46
           firstfunct7 2 <= secondinstruction[31:25];</pre>
47
       end
48
49
      always_ff @(posedge clk) begin
50
           //$display("firstinstruction = %b", secondinstruction = %b",
      firstinstruction, secondinstruction);
51
           //$display("opcode1 = %b, opcode2 = %b",opcode1, opcode2);
52
```

```
opcode1 = firstopcode1;
53
54
           opcode2 = firstopcode2;
           funct3 1 = firstfunct3 1;
55
           funct3 2 = firstfunct3 2;
56
57
           funct7_1 =firstfunct7_1;
           funct7 2 = firstfunct7 2;
58
59
60
           // Decode logic for the first instruction
61
           case (firstinstruction[6:0])
             7'b0010011: begin // ADDI and ANDI
62
63
               rs1 1 <= firstinstruction[19:15];
64
           rs2 1 <= 0;
65
               rd 1 <= firstinstruction[11:7];
               imm1 <= {{20{firstinstruction[31]}}}, firstinstruction[31:20]};</pre>
66
               regWrite1 <= 1;</pre>
67
           //$display("funct3_1 = %b",funct3_1);
68
69
70
      if (firstinstruction[14:12] == 3'b000) begin
71
       aluOp1 <= 3'b000; // ADDI
72
      aluSrc1 <= ∅;
73
      end
74
75
      if (firstinstruction[14:12] == 3'b111) begin
      aluOp1 <= 3'b111; // ANDI
76
       aluSrc1 <= 0;
77
78
      end
79
80
               memWrite1 <= 0;
81
               memRead1 <= ∅;
82
               memtoReg1 <= 0;</pre>
83
             end
84
             7'b0110011: begin // ADD, SUB, AND, XOR, SRA
85
86
               rs1 1 <= firstinstruction[19:15];
               rs2 1 <= firstinstruction[24:20];
87
               rd 1 <= firstinstruction[11:7];</pre>
88
               regWrite1 <= 1;</pre>
89
               imm1 <= 0;
90
91
      if (firstinstruction[14:12] == 3'b000) begin
92
      if (firstinstruction[31:25] == 7'b0000000) begin
93
94
      aluOp1 <= 3'b000; // ADD
95
      aluSrc1 <= 0;
96
      end
      if (firstinstruction[31:25] == 7'b0100000) begin
97
      aluOp1 <= 3'b001; // SUB
98
99
      aluSrc1 <= 0;
       end
100
101
      end
102
      if (firstinstruction[14:12] == 3'b100) begin
103
         aluOp1 <= 3'b100; // XOR
104
105
         aluSrc1 <= 0;
106
      end
107
108
      if (firstinstruction[14:12] == 3'b101) begin
```

```
109
         aluOp1 <= 3'b101; // SRA
110
                     aluSrc1 <= 0;
111
       end
                memWrite1 <= 0;
112
113
                memRead1 <= ∅;
                memtoReg1 <= 0;</pre>
114
115
              end
116
              7'b0100011: begin // SW
117
                rs1 1 <= firstinstruction[19:15];
118
                rs2_1 <= firstinstruction[24:20];
119
120
           rd 1 <= 0;
                imm2 <= {secondinstruction[31:25], secondinstruction[11:7]};</pre>
121
122
                regWrite1 <= 0;
                aluOp1 <= 3'b000;
123
124
                aluSrc1 <= 1;
125
                memWrite1 <= 1;</pre>
                memRead1 <= 0;</pre>
126
127
                memtoReg1 <= 0;</pre>
128
              end
129
           7'b0000011: begin // LW
130
131
                rs1_1 <= firstinstruction[19:15];
           rs2 1 <= 0;
132
133
                rd 1 <= firstinstruction[11:7];
134
                imm1 <= {{20{firstinstruction[31]}}, firstinstruction[31:20]};</pre>
135
                regWrite1 <= 1;</pre>
                aluOp1 <= 3'b000;
136
137
                aluSrc1 <= 1;
138
                memWrite1 <= 0;
139
                memRead1 <= 1;</pre>
140
                memtoReg1 <= 1;</pre>
141
              end
142
143
              default: begin
144
                rs1_1 <= 5'bxxxxx;
                rs2_1 <= 5'bxxxxx;
145
146
                rd 1 <= 5'bxxxxx;
                regWrite1 <= 1'bx;</pre>
147
                aluOp1 <= 3'bxxx;</pre>
148
149
                aluSrc1 <= 1'bx:
                memWrite1 <= 1'bx;</pre>
150
                memRead1 <= 1'bx;</pre>
151
                memtoReg1 <= 1'bx;</pre>
152
153
           imm1 <= 1'bx;
                // $display("Debug: Unknown opcode detected for instruction 1");
154
              end
155
156
           endcase
157
158
159
        // Decode logic for the second instruction
160
           case (secondinstruction[6:0])
161
              7'b0010011: begin // ADDI and ANDI
162
                rs1 2 <= secondinstruction[19:15];
           rs2 2 <= 0;
163
                rd_2 <= secondinstruction[11:7];</pre>
164
```

```
imm2 <= {{20{secondinstruction[31]}}, secondinstruction[31:20]};</pre>
165
166
               regWrite2 <= 1;</pre>
167
168
           if (secondinstruction[14:12] == 3'b000) begin
169
           aluOp2 <= 3'b000; // ADDI
           aluSrc2 <= ∅;
170
171
           end
172
           if (secondinstruction[14:12] == 3'b111) begin
173
           aluOp2 <= 3'b111; // ANDI
174
           aluSrc2 <= ∅;
175
           end
176
177
178
               memWrite2 <= 0;
               memRead2 <= ∅;
179
               memtoReg2 <= ∅;
180
181
             end
182
183
             7'b0110011: begin // ADD, SUB, XOR, SRA
               rs1_2 <= secondinstruction[19:15];</pre>
184
               rs2_2 <= secondinstruction[24:20];</pre>
185
               rd 2 <= secondinstruction[11:7];</pre>
186
187
               regWrite2 <= 1;
               imm2 <= 0;
188
189
       if (secondinstruction[14:12] == 3'b000) begin
190
       if (secondinstruction[31:25] == 7'b00000000) begin
191
       aluOp2 <= 3'b000; // ADD
192
       aluSrc2 <= ∅;
193
194
       if (secondinstruction[31:25] == 7'b0100000) begin
195
       aluOp2 <= 3'b001; // SUB
196
197
       aluSrc2 <= 0;
       end
198
199
       end
200
201
       if (secondinstruction[14:12] == 3'b100) begin
202
         aluOp2 <= 3'b100; // XOR
203
         aluSrc1 <= 0;
204
       end
205
206
       if (secondinstruction[14:12] == 3'b101) begin
         aluOp2 <= 3'b101; // SRA
207
208
         aluSrc2 <= ∅;
209
       end
210
211
               memWrite2 <= 0;
212
               memRead2 <= ∅;
               memtoReg2 <= 0;
213
214
             end
215
             7'b0100011: begin // SW
216
               rs1 2 <= secondinstruction[19:15];
217
218
               rs2_2 <= secondinstruction[24:20];
219
           rd 2 <= 0;
220
               imm2 <= {secondinstruction[31:25], secondinstruction[11:7]};</pre>
```

```
regWrite2 <= 0;
221
222
                aluOp2 <= 3'b000;
                aluSrc2 <= 1;</pre>
223
224
                memWrite2 <= 1;</pre>
225
                memRead2 <= 0;</pre>
                memtoReg2 <= 0;
226
227
              end
228
229
230
           7'b0000011: begin // LW
231
                rs1_2 <= secondinstruction[19:15];</pre>
           rs2 2 <= 0;
232
233
                rd 2 <= secondinstruction[11:7];</pre>
                imm2 <= {{20{secondinstruction[31]}}, secondinstruction[31:20]};</pre>
234
235
                regWrite2 <= 1;</pre>
                aluOp2 <= 3'b000;
236
237
                aluSrc2 <= 1;</pre>
238
                memWrite2 <= 0;
239
                memRead2 <= 1;</pre>
240
                memtoReg2 <= 1;</pre>
241
              end
242
              default: begin
243
244
                rs1 2 <= 5'bxxxxx;
245
                rs2 2 <= 5'bxxxxx;
                rd 2 <= 5'bxxxxx;
246
247
                regWrite2 <= 1'bx;</pre>
                aluOp2 <= 3'bxxx;</pre>
248
                aluSrc2 <= 1'bx;</pre>
249
                memWrite2 <= 1'bx;</pre>
250
                memRead2 <= 1'bx;</pre>
251
252
                memtoReg2 <= 1'bx;</pre>
253
           imm2 <= 1'bx;</pre>
                //$display("Debug: Unknown opcode detected for instruction 2");
254
255
              end
256
           endcase
257
           // Additional debug information if needed
258
259
           $display("Debug: rd_1=%0d, rs1_1=%0d, rs2_1=%0d, imm_1=%d", rd_1, rs1_1, rs2_1, imm1);
260
           $display("Debug: regWrite_1=%0b, alu0p_1=%0b, aluSrc_1=%0b", regWrite1, alu0p1, aluSrc1);
261
 262
           $display("Debug: memWrite 1=%0b, memRead 1=%0b, memtoReg 1=%0b", memWrite1,
       memRead1, memtoReg1);
263
           $display("Debug: rd_2=%0d, rs1_2=%0d, rs2_2=%0d, imm_2=%d", rd_2, rs1_2, rs2_2, imm2);
 264
 265
           $display("Debug: regWrite 2=%0b, alu0p 2=%0b, aluSrc 2=%0b", regWrite2, alu0p2, aluSrc2);
           $display("Debug: memWrite 2=%0b, memRead 2=%0b, memtoReg 2=%0b", memWrite2,
 266
       memRead2, memtoReg2);
267
268
       end
       endmodule
269
270
```

Appendix V - Rename2.sv file

```
1
 2
    module RegisterRenaming (
 3
      input wire [4:0] src1 instr,
                                      // Source register 1 from instruction 1
 4
                                      // Source register 2 from instruction 1
      input wire [4:0] src2 instr,
 5
      input wire [4:0] dest_instr,
                                      // Destination register from instruction 1
      input wire [4:0] src1 instr2,
 6
                                      // Source register 1 from instruction 2
 7
      input wire [4:0] src2 instr2,
                                      // Source register 2 from instruction 2
8
                                      // Destination register from instruction 2
      input wire [4:0] dest_instr2,
9
      input wire rename enable,
                                      // Enable register renaming
10
    input wire clk,
                                      // Clock signal
11
    input wire reset,
                                      // Reset signal
12
    output logic [5:0] src1 phys,
                                      // Physical register for source 1 in instruction 1
                                      // Physical register for source 2 in instruction 1
13
    output logic [5:0] src2_phys,
14
    output logic [5:0] dest_phys,
                                      // Physical register for destination in instruction 1
15
    output logic [5:0] src1 phys2,
                                      // Physical register for source 1 in instruction 2
16
    output logic [5:0] src2_phys2,
                                      // Physical register for source 2 in instruction 2
17
    output logic [5:0] dest_phys2,
                                      // Physical register for destination in instruction 2
18
      output logic [4:0] destihold,
19
      output logic [4:0] destihold2,
20
      input wire [6:0] renameopcode1,
21
      input wire [6:0] renameopcode2,
22
23
      input logic [5:0] free_regs [0:1],
24
      output logic ready_src1_instr,
25
      output logic ready_src2_instr,
26
      output logic ready_src1_instr2,
      output logic ready src2 instr2,
27
28
      output logic [63:0] readyregs = '1,
29
      output logic [5:0] overwrittendest_phys1,
      output logic [5:0] overwrittendest_phys2
30
31
32
   );
33
        logic [6:0] intopcode1;
34
35
        logic [6:0] intopcode2;
36
37
        parameter NUM PHYSICAL REGISTERS = 64;
38
        logic [5:0] rat [NUM PHYSICAL REGISTERS-1:0]; // Register Alias Table
39
        logic [NUM PHYSICAL REGISTERS-1:0] free pool; // Free pool (for physical registers)
40
41
        // Function that finds the position of the first '0' in a free pool,
42
        // which signifies the first free physical register (excluding p0, which is reserved
43
    as the value 0)
        function int find_first_zero(logic [NUM_PHYSICAL_REGISTERS-1:0] value);
44
45
            int result;
46
        for (int i = 1; i < NUM_PHYSICAL_REGISTERS; i++) begin</pre>
47
                if (value[i] == 0) begin
48
                    result = i;
49
50
            ///$display("result: ", result);
51
                    break;
52
                end
```

```
53
              end
54
              return result;
55
         endfunction
56
 57
       always_ff @(posedge clk) begin
     for (int x = 0; x < 2; x++) begin
 58
     free_pool[free_regs[x]] = 1'b0;
 59
     end
 60
     end
 61
62
 63
         // Register renaming
         always_ff @(posedge clk or posedge reset) begin
 64
 65
              //$display("reset: ", reset);
              overwrittendest phys1 = 5'b00000;
 66
 67
              overwrittendest phys2 = 5'b00000;
 68
 69
 70
                  // Source register renaming logic for instruction 1
 71
 72
                  src1 phys <= (src1 instr != 5'b00000) ? rat[src1 instr] : 5'b0;</pre>
 73
                  src2 phys <= (src2 instr != 5'b00000) ? rat[src2 instr] : 5'b0;</pre>
                  // Display messages for source register renaming in instruction 1
 74
 75
                 //// $display("Clock %0t: Source Register1 %0d renamed to Physical Register %0d
     for Instruction 1", $time, src1 instr, src1 phys);
                 //// $display("Clock %0t: Source Register2 %0d renamed to Physical Register %0d
 76
     for Instruction 1", $time, src2_instr, src2_phys);
 77
 78
              // Source register renaming logic for instruction 2
 79
                  src1 phys2 <= (src1 instr2 != 5'b00000) ? rat[src1 instr2] : 5'b0;
                  src2_phys2 <= (src2_instr2 != 5'b00000) ? rat[src2 instr2] : 5'b0;</pre>
 80
 81
82
         // Check to see if the source registers for instruction 1 are ready or not
83
            ready_src1_instr <= readyregs[src1_phys];</pre>
84
            ready src2 instr <= readyregs[src2 phys];</pre>
85
                ready src1 instr2 <= readyregs[src1 phys2];</pre>
86
                ready_src2_instr2 <= readyregs[src2_phys2];</pre>
87
88
              if (reset) begin
89
                  //$display("entered1: ", reset);
90
                  // Reset logic (initialize RAT and free pool)
91
                  for (int i = 0; i < NUM PHYSICAL REGISTERS; i++) begin</pre>
92
                      rat[i] <= 5'b0;
93
                  end
94
                  free_pool <= 5'b0; // Initialize free pool to all 0's</pre>
95
                  dest_phys <= 5'b0; // Assign a default value to dest_phys</pre>
96
              end else if (rename enable) begin
97
                  //$display("entered2: ", reset);
98
                  // Register renaming logic
99
                  if (dest instr != 5'b0000) begin
                      // Destination register is not x0
100
101
                      //$display("entered3: ", reset);
102
103
                      dest_phys = find_first_zero(free_pool);
104
              ////$display("find_first_zero: ", find_first_zero(free_pool));
105
106
              //$display("VALUE AT rat[dest instr]: %b", rat[dest instr]);
107
```

```
108
             overwrittendest_phys1 <= rat[dest_instr];</pre>
109
110
             destihold <= dest instr;</pre>
111
                      rat[dest instr] = dest phys;
112
             ///$display("dest_instr: ", dest_instr);
113
114
                      //free_pool = free_pool | (64'b1 << dest_phys); // Mark the physical</pre>
     register as in use
115
             free_pool[dest_phys] = 1;
116
117
             readyregs[dest_phys] = 0;
                      ////$display("Clock %0t: Register %0d renamed to Physical Register %0d
118
     for Instruction 1", $time, dest_instr, dest_phys);
119
             end else begin
120
                      dest_phys <= 5'b00000;</pre>
121
             destihold <= dest instr;</pre>
122
123
                  end
124
              if (dest instr2 != 5'b0000) begin
125
126
             dest phys2 = find first zero(free pool);
             ////$display("find_first_zero: ", find_first_zero(free_pool));
127
128
129
             overwrittendest_phys2 <= rat[dest_instr2];</pre>
130
131
             destihold2 <= dest_instr2;</pre>
132
133
                      rat[dest_instr2] = dest_phys2;
             ///$display("dest_instr: ", dest_instr2);
134
135
                      //free_pool = free_pool | (64'b1 << dest_phys);</pre>
136
             free_pool[dest_phys2] = 1;
137
138
             readyregs[dest phys2] = 0;
                      ////$display("Clock %0t: Register %0d renamed to Physical Register %0d
139
     for Instruction 2", $time, dest_instr2, dest_phys2);
140
141
         end else begin
142
                      dest_phys2 <= 5'b00000;</pre>
143
                      destihold2 <= dest instr2;</pre>
144
                  end
145
146
         end
147
148
149
         //$display("VALUE AT overwrittendest_phys1: %b", overwrittendest_phys1);
         //$display("VALUE AT overwrittendest_phys2: %b", overwrittendest_phys2);
150
151
             // Display the entire RAT
152
153
             $display("Clock %0t: Register Alias Table (RAT): %p", $time, rat);
154
155
             // Display the free pool
156
             $display("Clock %0t: Free Pool: %b", $time, free_pool);
157
         /*
158
         $display("Clock %0t: readyregs: %b", $time, readyregs);
159
160
         $display("Clock %0t: ready_src1_instr: %b", $time, ready_src1_instr);
161
         $display("Clock %0t: ready src2 instr: %b", $time, ready src2 instr);
```

```
$display("Clock %0t: ready_src1_instr2: %b", $time, ready_src1_instr2);
$display("Clock %0t: ready_src2_instr2: %b", $time, ready_src2_instr2);

*/
end

end

endmodule

end

68
69
```

Appendix VI - Dispatch2.sv file

```
1
 2
    module Dispatch2 (
 3
      input logic [5:0] src1_phys,
      input logic [5:0] src2_phys,
 4
 5
      input logic [5:0] dest_phys,
      input logic [5:0] src1_phys2,
 6
 7
      input logic [5:0] src2_phys2,
 8
      input logic [5:0] dest_phys2,
 9
      input wire clk,
10
      // signals from decode->rename->dispatch
11
      input logic [6:0] dispatchopcode1, input
      logic [6:0] opcode2,
12
13
      input logic regWrite1,
14
      input logic regWrite2,
15
      input logic [2:0] aluOp1,
      input logic [2:0] aluOp2,
16
      input logic aluSrc1, input
17
      logic aluSrc2, input logic
18
19
      memWrite1, input logic
20
      memWrite2, input logic
      memRead1, input logic
21
22
      memRead2, input logic
      memtoReg1, input logic
23
24
      memtoReg2,
25
      input logic signed [31:0] imm1,
      input logic signed [31:0] imm2,
26
27
      input logic decode enable,
28
      input logic ready src1 instr,
29
      input logic ready_src2_instr,
30
      input logic ready_src1_instr2,
31
      input logic ready_src2_instr2,
32
33
      input logic [63:0] readyregs,
34
      output logic [84:0] rs array[0:15],
35
      output logic [18:0] rob[0:15],
36
      output logic [15:0] complete_array = '{default:1'b0},
37
      input logic [5:0] overwrittendest_phys1,
38
      input logic [5:0] overwrittendest_phys2,
39
40
41
      input logic [4:0] destihold,
      input logic [4:0] destihold2,
42
      input logic [3:0] retire rob [0:1],
43
44
      input logic [3:0] clear_rs [0:2]
45
46
   );
47
48
    logic [6:0] finopcode1;
49
    logic [6:0] finopcode2;
50
    logic finregWrite1;
51
52
    logic finregWrite2;
    logic [2:0] finaluOp1;
```

```
54
       logic [2:0] finaluOp2;
 55
       logic finaluSrc1;
 56
      logic finaluSrc2;
      logic finmemWrite1;
 57
      logic finmemWrite2;
 58
      logic finmemRead1;
 59
 60
      logic finmemRead2;
 61
      logic finmemtoReg1;
 62
      logic finmemtoReg2;
 63
      logic signed [31:0] finimm1;
 64
      logic signed [31:0] finimm2;
 65
 66
      // Buffer all the docode signals once so that they align with the correct renamed
physical registers
         always_ff @(posedge clk) begin
 67
 68
         finregWrite1 <= regWrite1;</pre>
 69
         finregWrite2 <= regWrite2;</pre>
 70
         finaluOp1 <= aluOp1;</pre>
 71
         finaluOp2 <= aluOp2;</pre>
 72
         finaluSrc1 <= aluSrc1;</pre>
 73
         finaluSrc2 <= aluSrc2;</pre>
 74
         finmemWrite1 <= memWrite1;</pre>
 75
         finmemWrite2 <= memWrite2;</pre>
 76
         finmemRead1 <= memRead1;</pre>
 77
         finmemRead2 <= memRead2;</pre>
 78
         finmemtoReg1 <= memtoReg1;</pre>
 79
         finmemtoReg2 <= memtoReg2;</pre>
 80
         finimm1 <= imm1;</pre>
         finimm2 <= imm2;</pre>
 81
 82
      end
83
 84
         logic [6:0] finfinopcode1;
 85
         logic [6:0] finfinopcode2;
 86
 87
       always_ff @(posedge clk) begin
         finfinopcode1 <= finopcode1;</pre>
 88
 89
         finfinopcode2 <= finopcode2;</pre>
 90
      end
 91
 92
 93
         logic [15:0] row_index = 0;
 94
         logic [15:0] new rs = 0;
 95
 96
         logic [9:0] clk_counter = 0;
 97
 98
         logic [1:0] funcunit1 = 2'b0;
         logic [1:0] funcunit2 = 2'b0;
 99
 100
         logic [5:0] ROBnumber1 = 0;
         logic [5:0] ROBnumber2 = 0; // 5'b1;
 101
 102
 103
 104
 105
         logic newready src1 instr;
 106
         logic newready src2 instr;
 107
         logic newready_src1_instr2;
         logic newready src2 instr2;
 108
```

```
109
110
    always ff @(posedge clk) begin
111
112
        // Display the rs array values (reservation station)
113
    $display("Value at rs_array: %p", rs_array);
    $display("Value at rs array0: %b", rs array[0]);
114
115
    $display("Value at rs array1: %b", rs array[1]);
    $display("Value at rs_array2: %b", rs_array[2]);
116
117
    $display("Value at rs_array3: %b", rs_array[3]);
    $display("Value at rs array4: %b", rs array[4]);
118
119
    $display("Value at rs_array5: %b", rs_array[5]);
120
    $display("Value at rs array6: %b", rs array[6]);
    $display("Value at rs array7: %b", rs array[7]);
121
122
    $display("Value at rs array8: %b", rs array[8]);
123
    $display("Value at rs array9: %b", rs array[9]);
124
    $display("Value at rs_array10: %b", rs_array[10]);
125
    $display("Value at rs_array11: %b", rs_array[11]);
126
    $display("Value at rs array12: %b", rs array[12]);
127
    $display("Value at rs_array13: %b", rs_array[13]);
128
    $display("Value at rs_array14: %b", rs_array[14]);
129
    $display("Value at rs array15: %b", rs array[15]);
130
    $display("Value at rs_array16: %b", rs_array[16]);
131
132
    // Display the ROB (re-order buffer) values
133
    $display("Value at ROB0: %b", rob[0]);
    $display("Value at ROB1: %b", rob[1]);
134
135
    $display("Value at ROB2: %b", rob[2]);
    $display("Value at ROB3: %b", rob[3]);
136
137
    $display("Value at ROB4: %b", rob[4]);
    $display("Value at ROB5: %b", rob[5]);
138
139
    $display("Value at ROB6: %b", rob[6]);
    $display("Value at ROB7: %b", rob[7]);
140
141
    $display("Value at ROB8: %b", rob[8]);
142
    $display("Value at ROB9: %b", rob[9]);
    $display("Value at ROB10: %b", rob[10]);
143
144
    $display("Value at ROB11: %b", rob[11]);
    $display("Value at ROB12: %b", rob[12]);
145
146
147
    for (int x = 0; x < 2; x++) begin
148
     149
    end
150
151
    end
152
153
      always_ff @(posedge clk) begin
154
        for (int x = 0; x < 3; x++) begin
155
         156
        end
157
      end
158
159
      always_ff @(posedge clk) begin
160
       clk counter = clk counter + 1'b1;
161
       newready src1 instr = readyregs[src1 phys];
162
       newready_src2_instr = readyregs[src2_phys];
163
       newready src1 instr2 = readyregs[src1 phys2];
```

```
164
        newready src2 instr2 = readyregs[src2 phys2];
165
166
     if (finaluOp1 !== 3'bxxx) begin
     //$display("dispatchopcode1: %b", dispatchopcode1);
167
     //$display("opcode2: %b", opcode2);
168
     //$display("dest phys: %b", dest phys);
169
170
     //$display("dest phys2: %b", dest phys2);
171
172
     $display("dispatch %0t: ready_src1_instr: %b", $time, newready_src1_instr);
173
174
     $display("dispatch %0t: ready_src2_instr: %b", $time, newready_src2_instr);
175
     $display("dispatch %0t: ready src1 instr2: %b", $time, newready src1 instr2);
     $display("dispatch %0t: ready src2 instr2: %b", $time, newready src2 instr2);
176
177
     $display("dispatch %0t: src1 phys: %b", $time, src1 phys);
178
     $display("dispatch %0t: src2_phys: %b", $time, src2_phys);
179
     $display("dispatch %0t: src1_phys2: %b", $time, src1_phys2);
180
181
     $display("dispatch %0t: src2 phys2: %b", $time, src2 phys2);
182
     $display("dispatch %0t: readyregs: %b", $time, readyregs);
183
     */
184
185
186
      //Code to reset row index if you get to the end of the reservation station
187
     if (row index == 4'b10000) begin
188
     row index = 4'b0000;
189
     end
190
191
     // Useful for debugging, places x between each separate element of reservation station
     //rs array[row index] = {ROBnumber1,1'bx,funcunit1,1'bx,finimm1,1'bx,finmemtoReg1,1'bx,
192
     finmemRead1,1'bx,finmemWrite1,1'bx,finaluSrc1,1'bx,finaluOp1,1'bx,finregWrite1,1'bx,
     newready_src2_instr, 1'bx, src2_phys,1'bx,newready_src1_instr,1'bx,src1_phys,1'bx,dest_phys,
     1'bx,dispatchopcode1,1'b1};
193
194
     //rs array[row index+1] = {ROBnumber2,1'bx,funcunit2,1'bx,finimm2,1'bx,finmemtoReg2,1'bx,
     finmemRead2,1'bx,finmemWrite2,1'bx,finaluSrc2,1'bx,finaluOp2,1'bx,finregWrite2,1'bx,
     newready_src2_instr2, 1'bx, src2_phys2,1'bx,newready_src1_instr2,1'bx,src1_phys2,1'bx,
     dest phys2,1'bx,opcode2,1'b1};
195
196
     rs_array[row_index] = {ROBnumber1,funcunit1,finimm1,finmemtoReg1,finmemRead1,finmemWrite1,
197
     finaluSrc1, finaluOp1, finregWrite1, newready src2 instr, src2 phys, newready src1 instr,
     src1_phys,dest_phys,dispatchopcode1,1'b1};
198
199
     rs array[row index+1] = {ROBnumber2,funcunit2,finimm2,finmemtoReg2,finmemRead2,finmemWrite2,
     finaluSrc2, finaluOp2, finregWrite2, newready src2 instr2, src2 phys2, newready src1 instr2,
     src1_phys2,dest_phys2,opcode2,1'b1};
200
     //rs array[new rs] = {ROBnumber1,1'bx,funcunit1,1'bx,finimm1,1'bx,finmemtoReg1,1'bx,
201
     finmemRead1,1'bx,finmemWrite1,1'bx,finaluSrc1,1'bx,finaluOp1,1'bx,finregWrite1,1'bx,
     newready_src2_instr, 1'bx, src2_phys,1'bx,newready_src1_instr,1'bx,src1_phys,1'bx,dest_phys,
     1'bx,dispatchopcode1,1'b1};
202
     //rs array[new rs+ 1] = {ROBnumber2,1'bx,funcunit2,1'bx,finimm2,1'bx,finmemtoReg2,1'bx,
203
     finmemRead2,1'bx,finmemWrite2,1'bx,finaluSrc2,1'bx,finaluOp2,1'bx,finregWrite2,1'bx,
     newready_src2_instr2, 1'bx, src2_phys2,1'bx,newready_src1_instr2,1'bx,src1_phys2,1'bx,
     dest_phys2,1'bx,opcode2,1'b1};
204
205
     rob[row index] = {complete array[row index],destihold,overwrittendest phys1,dest phys,1'b1};
206
```

```
rob[row_index+1] = {complete_array[row_index+1'b1],destihold2,overwrittendest_phys2,
207
     dest_phys2,1'b1};
208
209
     ROBnumber1 = ROBnumber1 + 1'b1;
210
211
     ROBnumber2 = ROBnumber2 + 1'b1;
212
213
     row_index = row_index + 2'b10;
214
215
     end
216
217
     end
218
219
     endmodule
220
221
```

Appendix VII - Fire2.sv file

```
1
 2
    module Fire2 (
 3
      input logic clk,
      input logic [84:0] rs array [0:15],
 4
 5
      input logic [18:0] rob [0:15],
      output logic [31:0] physregisters [63:0]= '{default:32'h0},
 6
 7
      output logic [15:0] complete_array, // = '{default:1'b0},
 8
      output logic [15:0] store complete array = '{default:1'b0},
 9
      output logic [31:0] store_address,
10
      output logic [31:0] store_value,
11
12
      output logic [31:0] load address,
13
      input logic [31:0] memory [0:1023],
14
15
      output logic [3:0] clear rs [0:2]
16
    );
17
18
    reg [7:0] mem actual [0:255]; // Temporary memory to store data
19
    parameter NUM PHYSICAL REGISTERS = 64; // Adjust based on your architecture
20
21
    logic src1_ready;
22
23
    logic src2_ready;
24
25 logic [0:3] clearval;
26 logic fu3_src1;
27
    logic fu3_src2;
28
    logic fu3 dest;
29
    logic fu3_imm;
30
31 logic all units busy;
32 logic fu1_busy;
33
    logic fu2_busy;
    logic fu3 busy;
34
35
36
    logic [2:0] countfinal;
37
38
    logic [64-1:0] regfreedfire = '0;
39
40
    logic [4:0] clearcount = 5'b0;
41
    always ff @(posedge clk) begin
42
43
    complete array = {default:1'b0};
44
   // Display statemetns for physical register file
45
    $display("Value at physregisters0: %b", physregisters[0]);
46
    $display("Value at physregisters1: %b", physregisters[1]);
47
48 $display("Value at physregisters2: %b", physregisters[2]);
   $display("Value at physregisters3: %b", physregisters[3]);
49
50 $display("Value at physregisters4: %b", physregisters[4]);
51 $display("Value at physregisters5: %b", physregisters[5]);
52 $display("Value at physregisters6: %b", physregisters[6]);
53 | $display("Value at physregisters7: %b", physregisters[7]);
```

```
54
      $display("Value at physregisters8: %b", physregisters[8]);
 55
      $display("Value at physregisters9: %b", physregisters[9]);
 56
      $display("Value at physregisters10: %b", physregisters[10]);
      $display("Value at physregisters11: %b", physregisters[11]);
 57
 58
      $display("Value at physregisters12: %b", physregisters[12]);
      $display("Value at physregisters13: %b", physregisters[13]);
 59
 60
      $display("Value at physregisters14: %b", physregisters[14]);
 61
 62
 63
      // Display statemetns for important memory values
 64
      $display("memory[0]: %b", memory[0]);
 65
      $display("memory[16]: %b", memory[16]);
 66
      $display("memory[24]: %b", memory[24]);
 67
 68
 69
      fu1_busy = 0;
 70
      fu2\_busy = 0;
 71
      fu3_busy = 0;
 72
      countfinal = 0;
 73
        all_units_busy = (fu1_busy && fu2_busy && fu3_busy);
 74
        for (int i = 0; i < 16; i++) begin
 75
 76
 77
       all_units_busy = (fu1_busy && fu2_busy && fu3_busy);
 78
 79
      if ((!all_units_busy)) begin
 80
 81
            src1_ready = rs_array[i][20];
 82
            src2_ready = rs_array[i][27];
 83
 84
            if ((src1_ready && src2_ready) || ((regfreedfire[rs_array[i][19:14]] == 1'b1) &&
(regfreedfire[rs_array[i][26:21]] == 1'b1))) begin
85
 86
          if (countfinal < 2'b10) begin
 87
               if ((rs_array[i][7:1] == 7'b0010011) || (rs_array[i][7:1] == 7'b0110011)) begin
 88
 89
 90
                   // ADDI (I) type instructions
                   if (rs array[i][7:1] == 7'b0010011) begin
 91
 92
                       //ADDI
 93
                       if(rs array[i][31:29] == 3'b000) begin
 94
                           physregisters[rs_array[i][13:8]] <= physregisters[rs_array[i][19:14]] +</pre>
 95
      rs_array[i][67:36];
 96
 97
                       end
 98
                       //ANDI
                       if(rs_array[i][31:29] == 3'b111) begin
 99
 100
                           physregisters[rs_array[i][13:8]] <= physregisters[rs_array[i][19:14]] &</pre>
      rs_array[i][67:36];
 101
                       end
 102
                   end
 103
 104
                  // ADD (R) type instructions
                  if (rs_array[i][7:1] == 7'b0110011) begin
 105
 106
                   //ADD
 107
                   if(rs_array[i][31:29] == 3'b000) begin
```

```
108
                           physregisters[rs_array[i][13:8]] <= physregisters[rs_array[i][19:14]] +</pre>
      physregisters[rs_array[i][26:21]];
109
                      end
                  //SUB
110
111
                   if(rs array[i][31:29] == 3'b001) begin
112
                           physregisters[rs_array[i][13:8]] <= physregisters[rs_array[i][19:14]] -</pre>
      physregisters[rs_array[i][26:21]];
113
114
115
                  //XOR
                   if(rs array[i][31:29] == 3'b100) begin
116
117
                           physregisters[rs_array[i][13:8]] <= physregisters[rs_array[i][19:14]] ^</pre>
      physregisters[rs_array[i][26:21]];
118
                      end
                  //SRA
119
120
                  if(rs_array[i][31:29] == 3'b101) begin
121
                           physregisters[rs_array[i][13:8]] <= physregisters[rs_array[i][19:14]] >>>
      physregisters[rs_array[i][26:21]];
122
                       end
123
124
                  end
125
      if(countfinal == 0 ) begin
126
      clear_rs[0] = i;
127
128
      if (countfinal == 1) begin
129
      clear_rs[1] = i;
130
     end
131
132
      countfinal = countfinal + 1'b1;
133
      regfreedfire[rs array[i][13:8]] <= 1'b1;</pre>
134
135
      complete array[i] <= 1'b1;
136
              end
137
          fu1_busy = 1'b1;
138
139
          end
140
141
142
          // FU 3 for sw and lw instructions
143
          if (!fu3_busy) begin
144
              if (rs array[i][7:1] == 7'b0100011 || rs array[i][7:1] == 7'b0000011) begin
145
                  if(rs array[i][7:1] == 7'b0100011) begin
146
147
                  memory[physregisters[rs_array[i][19:14]] + rs_array[i][67:36]] <=</pre>
      physregisters[rs_array[i][26:21]];
148
                  end
149
                   //LW
                   if(rs_array[i][7:1] == 7'b0000011) begin
150
151
                        load_address <= physregisters[rs_array[i][19:14]] + rs_array[i][67:36];</pre>
                   physregisters[rs_array[i][13:8]] <= memory[physregisters[rs_array[i][19:14]] +</pre>
152
      rs array[i][67:36]];
153
154
                  end
155
        clear_rs[2] = i;
        fu3_busy = 1'b1;
156
157
        complete_array[i] <= 1'b1;</pre>
158
```

```
store_complete_array[i] <= 1'b1;</pre>
159
160
       regfreedfire[rs_array[i][13:8]] <= 1'b1;</pre>
161
162
163
          end
164
165
            end
166
          end
167
       end
168
    end
169
170 endmodule
```

Appendix VIII - Retire2.sv file

```
1
 2
   module Retire2 (
 3
      input logic clk,
 4
      input logic [18:0] rob [0:15],
5
      input logic [31:0] physregisters [63:0],
      output logic [31:0] regfile [0:31] = '{default:1'b0},
 6
7
      input logic [15:0] complete_array,
8
      input logic [31:0] store_address,
9
      input logic [31:0] store value,
10
      input logic [31:0] load_address,
      input logic [15:0] store_complete_array = '{default:1'b0},
11
12
      output logic [31:0] memory [0:1023],
13
      output logic [3:0] retire_rob [0:1],
14
      output logic [5:0] free regs [0:1]
15
   );
16
   logic [3:0] val = 3'b0;
17
18
   logic [15:0] checkcompleted = '0;
19
   logic [15:0] storeloadcheckcompleted = '0;
20
   logic [2:0] countretire = 2'b0;
21
22
      always_ff @(posedge clk) begin
23
24 val = 3'b000;
25
26
   countretire = 2'b00;
27
28
   for (int i = 0; i < 16; i++) begin
29
30
   if (complete_array[i] == 1) begin
31
32
   if ((checkcompleted[i] !== 1'b1) && (countretire < 2'b10) ) begin</pre>
     regfile[rob[i][17:13]] <= physregisters[rob[i][6:1]];</pre>
33
34
35
     retire_rob[val] <= i;
36
37
     free_regs[val] = rob[i][12:7];
38
39
     val = val + 3'b001;
40
     checkcompleted[i] = 1'b1;
41
      countretire = countretire+2'b01;
42
43
   end
44
   end
45
   end
46
47
   for (int i = 0; i < 16; i++) begin
48
49
      if (store complete array[i] == 1) begin
50
51
        if (storeloadcheckcompleted[i] !== 1'b1) begin
52
53
```

```
54
            storeloadcheckcompleted[i] <= 1'b1;</pre>
55
    end
56
    end
57
    end
58
59
    // Display statements for architectural register file
    $display("Register File 0 (x0): %b", regfile[0]);
60
    $display("Register File 1 (x1): %b", regfile[1]);
61
    $display("Register File 2 (x2): %b", regfile[2]);
62
    $display("Register File 3 (x3): %b", regfile[3]);
63
    $display("Register File 4 (x4): %b", regfile[4]);
64
65
    $display("Register File 5 (x5): %b", regfile[5]);
   $display("Register File 6 (x6): %b", regfile[6]);
66
    $display("Register File 7 (x7): %b", regfile[7]);
67
68
    $display("Register File 8 (x8): %b", regfile[8]);
    $display("Register File 9 (x9): %b", regfile[9]);
69
70
    $display("Register File 10 (x10): %b", regfile[10]);
    $display("Register File 11 (x11): %b", regfile[11]);
71
    $display("Register File 12 (x12): %b", regfile[12]);
72
73
74
75
    //$display("memory[0]: %b", memory[0]);
76
    //$display("memory[16]: %b", memory[16]);
77
    //$display("memory[24]: %b", memory[24]);
78
79
    end
80
    endmodule
```