

Out of Order Execution RISC-IV Superscalar Pipelined Processor in SystemVerilog

Abbas Bakhshandeh

January 8, 2024

Abstract

Computer processors play a crucial role in the coordination of various components in computer systems, execution of instructions, and efficient completion of computing tasks. In an effort to improve processor performance, a number of microarchitectural optimizations such as OoO (Out of Order) execution, pipelining, and superscalar execution can be implemented. The goal for this capstone project is to create an OoO RISC-IV superscalar (2 issue) pipelined processor in SystemVerilog. The RISC-IV ISA was chosen due to its reduced complexity, open-source nature, and overall efficiency. In order to successfully enable OoO, architectural structures such as a reservation station, ROB (Reorder Buffer), free pool, and a physical register file were incorporated. Doing so improved processor throughput and efficiency by allowing execution of instructions out-of-order while preventing data hazards from occurring. Pipelining further increased throughput by allowing different modules to work on different instructions concurrently. Furthermore, the superscalar aspect of the processor allowed for two instructions to be processed in parallel throughout the pipeline, which increased throughput and efficiency.

1 Introduction

Computer processor design is a complex task that requires the combination of various microarchitectures in a manner that meets power, throughput, and resource utilization metrics. A simple processor can execute instructions one at a time, with separate modules each performing one aspect of the process. The general processing workflow involves fetching the instruction, decoding it, executing it, and reflecting the results in the architectural state or memory. In an effort to increase throughput, most processors use the concept of pipelining. Pipelining allows each module to process one part of a separate instruction, so that no modules - in most cases - are idle while they wait for other modules to complete. Another method used to increase throughput is superscalar execution. By making the processor superscalar, hardware is added in parallel to allow for the processing of multiple instructions at one stage in the pipeline. While these methods greatly improve throughput, by themselves they only allow processors to process instructions in the order that they are received. This can create issues where future instructions are waiting long periods of time for another instruction to finish before they can be processed, which results in a decrease in throughput.

In order to help alleviate this issue, out of order execution has been introduced to processors. Using out of order execution, the processor is able to have certain stages of the pipeline be completed out of the order that the instructions were received in. However, precautions must be taken to prevent data hazards that could occur as a result of this out of order processing of instructions. If a future instruction has a source register which depends on the result of a previous instruction, then it would be incorrect to allow it to complete before the results of that previous instruction are known and reflected in the architectural register file. The most common out of order processors complete the fetching of instructions, decoding of them, and retiring of them - where the results are reflected in architectural states and memory - in order. The stage that is allowed to complete out of order - with certain restrictions - is the execution stage.

In order to accomplish this out of order processing in the execution stage of the pipeline while preventing data hazards, various hardware blocks are created. The concept of physical registers is introduced, which are a larger set of registers that the processor places the architectural register values used in incoming instructions inside of. This larger set allows for many instructions that are

referencing the same architectural register to have dedicated physical registers, allowing for out of order execution. A RAT (Register Alias Table), free pool, reservation station, ROB (Reorder buffer) are used to accomplish this. Table 2 provides a detailed description for each of these microarchitecture blocks. In their essence, they organize the incoming instructions - which have been decoded - in a manner that allows instructions to be executed out of order as long as their source registers don't depend on a previous instruction's result. They also keep track of which architectural registers have been mapped to which physical registers, so that they can be remapped in the correct order later in the pipeline. The result of the introduction of out of order execution to the processor architecture is an increase in throughput and overall efficiency.

2 Implementation

2.1 Module Descriptions

In order to implement this processor, the design was modularized and connected through a top module (see Appendix II) using the SystemVerilog HDL (Hardware Description Language). Interfaces were used to store information that could be accessed between various modules (see Appendix I). The modules that were created include Fetch, Decode, Rename, Dispatch, Fire, and Retire. Table 1 describes each module used in the design in detail.

2.2 Microarchitectures for Out of Order execution

Furthermore, within the modules there are various microarchitectural structures which were implemented in order to accomplish Out of Order (OoO) execution. Table 2 provides a more detailed description of each execution unit which was constructed.

3 Results

3.1 Functional Verification

Verification of digital processor designs is a complex task that must take into account a number of different possible cases to ensure correctness. Of the many test cases which were verified, two example test cases are shown. The first example involves instructions that do not require access to memory (ADDI, ANDI, ADD, SUB, XOR, SRA). The second example includes these instructions as well as LW and SW, both of which require access to memory in order to either load data or store data. In both cases, the input to the processor is a text file containing hexadecimal values, each corresponding to one byte of data (hence 4 creating a 32 bit instruction). Regarding the results, only the first 12 architectural registers are shown for brevity (rest are unused in these test cases).

Example 1. Instructions including ADDI, ANDI, ADD, SUB, XOR, SRA (Non memory):
These are the corresponding machine language instructions and calculations:

```

1 addi x2, x0, 6 -> x2 = 0 + 6 = 6 = 0110
2 addi x3, x0, 15 -> x3 = 0 + 15 = 15 = 1111
3 andi x5, x3, 1 -> x5 = 1111 & 0001 = 0001
4 addi x1, x0, 36 -> x1 = 0 + 36 = 36 = 100100
5 add x4, x5, x2 -> x4 = 0001 + 0110 = 0111
6 sub x0, x0, x0 -> x0 = 0 (by definition)
7 addi x9, x2, 23 -> x9 = x2 + 23 = 0110 + 10111 = 11101
8 xor x6, x2, x3 -> x6 = 0110 ^ 1111 = 1001
9 sub x2, x1, x6 -> x2 = 100100 - 1001 = 011011
10 sra x7, x3, x0 -> x7 = 1111 >> 0 = 1111
11 sra x3, x3, x5 -> x3 = 1111 >> 0001 = 0111
12 andi x9, x3, 23 -> x9 = 0111 & 10111 = 00110

```

Final register file values:

x0: 00000000000000000000000000000000

Module	Description
Fetch	Every clock cycle, two input instructions are stored from a text file containing hexadecimal values. Each input instruction corresponds to 4 bytes (32 bits), so 8 bytes (64 bits) are fetched each clock cycle. (See Appendix III)
Decode	Extracts necessary information from the two instructions which are fetched every clock cycle, including the destination register, source registers, immediate values, function values, and control signals such as AluOp, aluSrc, memRead, memWrite, and memtoReg. These values are stored and passed to the next stages in the pipeline for further processing. The 8 possible instructions for this processor are ADDI, ANDI, ADD, SUB, XOR, SRA, LW, and SW. (See Appendix IV)
Rename	Register renaming is enabled in order to implement out-of-order execution. Architectural destination registers are assigned to available physical registers, and architectural source registers are mapped to their assigned physical register names. Doing this prevents data hazards that could arise when completing out-of-order execution. A RAT (Register Alias Table) in addition to a “free pool” structure is utilized to keep track of which architectural registers are mapped to which physical registers. A physical register file is also created to hold physical register 32 bit values. (See Appendix V)
Dispatch	The information collected in the previous stages - the decoded signals as well as the renamed physical registers - are placed inside a reservation station. The reservation station contains “ready” bits for each (physical) source register in each instruction, as well as a ROB number and a functional unit number. A ROB (Reorder buffer) is created that stores the new physical destination registers, old physical destination registers (before renaming), and a “complete” bit which indicates whether the instruction has been completed. When both source registers are ready (and a functional unit is available), the instruction can be issued to the functional unit and removed from the reservation station. Up to three instructions can be issued to the three functional units at one time, if they are available. Two of the functional units are for R-type and I-type instructions (ALU) and the third function unit is for memory instructions (LW and SW). (See Appendix VI)
Fire	Once the reservation station issues an instruction in the table to a functional unit, it is processed based on the instruction’s control signals (which were calculated in the decode stage), the physical register names, and the values in the physical register file. The final results of these calculations are stored in the physical register file (at the correct physical destination register location). (See Appendix VII)
Retire	While the execution of instructions can be completed out-of-order, the retiring (which actually updates the architectural registers and memory) must be done in-order to prevent data hazards. To accomplish this, the ROB is checked to see which instructions have completed (after the fire stage). It will retire instructions which have had all instructions above it (indicated by a program counter) also retired. This will assign the values stored in the physical register file to their corresponding architectural registers or memory. Up to two instructions can be retired each clock cycle. After retiring, they are removed from the ROB and the corresponding physical registers are freed for further usage by future instructions. (See Appendix VIII)

Table 1: Processor Modules and Descriptions

Mircroarchitecture Block	Description
RAT (Register Alias Table)	The RAT is used to keep track of which architectural registers have been renamed to which physical registers. The RAT is created in the Rename module.
Free Pool	The free pool is an array containing 64 one bit values. Each one bit value indicates whether the corresponding physical register is occupied or not. For example, if (free pool)[7] == 1'b1 is true, then this means physical register 7 is occupied (and hence should not be assigned to any other architectural register). In this microarchitecture, p0 is therefore reserved and to not be occupied / maintain a value of 0. This is to aid further calculations within the pipeline as well as to maintain symmetry with the architectural registers in RISC-IV, of which x0 is reserved to always keep a value of 0. The free pool is created in the Rename module.
Reservation Station	The reservation station holds all the decoded information for incoming instructions as well as their corresponding renamed physical registers in a 2D table. This table also contains signal bits that indicate whether the (physical) source registers of an instruction are ready, which will allow - assuming a relevant functional unit is also ready - for the instruction to be executed. All relevant control signals and physical registers are stored in this table, which paired with the physical register file allows for the instructions to be executed. The reservation station is first created in the Dispatch module, and subsequently accessed in the Fire module.
ROB (Reorder Buffer)	The reorder buffer keeps track of what order the instructions are originally in, so that they can be retired in-order. While the processor efficiency benefits greatly from out-of-order execution, the ROB ensures that those instructions are still retired in order to prevent data hazards. The reorder buffer is created in the dispatch module and is subsequently accessed and modified in the retire module.

Table 2: Microarchitecture Blocks Necessary for Out of Order Execution

00
60
01
13
00
f0
01
93
00
11
f2
93
02
40
00
93
00
22
82
33
40
00
00
33
01
71
04
93
00
31
43
33
40
60
81
33
40
01
d3
b3
40
51
d1
b3
01
71
f4
93

Figure 1: Test Case 1 Non-memory Instructions (hexadecimal values)

```
# Register File 0 (x0): 00000000000000000000000000000000
# Register File 1 (x1): 00000000000000000000000000000000
# Register File 2 (x2): 00000000000000000000000000000000
# Register File 3 (x3): 00000000000000000000000000000000
# Register File 4 (x4): 00000000000000000000000000000000
# Register File 5 (x5): 00000000000000000000000000000000
# Register File 6 (x6): 00000000000000000000000000000000
# Register File 7 (x7): 00000000000000000000000000000000
# Register File 8 (x8): 00000000000000000000000000000000
# Register File 9 (x9): 00000000000000000000000000000000
# Register File 10 (x10): 00000000000000000000000000000000
# Register File 11 (x11): 00000000000000000000000000000000
# Register File 12 (x12): 00000000000000000000000000000000
```

```

1 addi x2, x0, 6    -> x2 = 0 + 0110 = 0110
2 addi x3, x0, 15   -> x3 = 0 + 1111 = 1111
3 addi x1, x2, 36    -> x1 = 0110 + 36 = 101010
4 sw x3, x3, 9      -> 1111 + 1001 = 11000 (store 1111 in memory[11000])
5 add x4, x3, x2     -> x4 = 1111 + 0110 = 010101
6 add x0, x0, x0     -> x0 = 0 (by definition)
7 sw x1, x0, 0      -> 0 + 0 = 0 -> (store 101010 in memory[0])
8 lw x2, 24, x0     -> x2 = memory[0 + 11000] = memory[11000] = 1111
9 xor x6, x2, x3     -> x6 = 1111 ^ 1111 = 0
10 lw x3, x0, 0      -> x3 = memory[0 + 0] = 101010
11 sub x5, x3, x4     -> 101010 - 10101 = 010101
12 sra x7, x2, x9     -> x7 = 1111 >> 0 = 1111
13 andi x9, x3, 23    -> x9 = 101010 & 10111 = 000010
14 sw x5, x7, 1      -> 1111 + 1 = 10000 (store 10101 in memory[10000])

```

00
60
01
13
00
f0
01
93
02
41
00
93
00
31
a4
a3
00
21
82
33
00
00
00
33
00
10
20
23
01
80
21
03
00
31
43
33
00
00
21
83
40
41
82
b3
40
91
53
b3
01
71
f4
93
00
53
a0
a3

Figure 3: Test Case 2, All Instructions, including LW and SW (hexadecimal values)

```

x10: 00000000000000000000000000000000
x11: 00000000000000000000000000000000
x12: 00000000000000000000000000000000

```

```

memory[0]: 101010
memory[16]: 10101
memory[24]: 1111

```

```

# Register File 0 (x0): 00000000000000000000000000000000
# Register File 1 (x1): 00000000000000000000000000000000
# Register File 2 (x2): 00000000000000000000000000000000
# Register File 3 (x3): 00000000000000000000000000000000
# Register File 4 (x4): 00000000000000000000000000000000
# Register File 5 (x5): 00000000000000000000000000000000
# Register File 6 (x6): 00000000000000000000000000000000
# Register File 7 (x7): 00000000000000000000000000000000
# Register File 8 (x8): 00000000000000000000000000000000
# Register File 9 (x9): 00000000000000000000000000000000
# Register File 10 (x10): 00000000000000000000000000000000
# Register File 11 (x11): 00000000000000000000000000000000
# Register File 12 (x12): 00000000000000000000000000000000

```

Figure 4: Final ModelSim architectural registers displaying correct values (Example 2)

3.2 Area / Resource and Power Utilization

In addition to the verification of functionality, the area and power usage of the design must be taken into account. Since FPGA resources are fixed, the area usage is measured in terms of FPGA resource utilization. In Table 3, the area / resource utilization is shown. Table 4 displays the power usage for each module.

4 Discussion

From a functional standpoint, the different modules each work to ensure their part of the pipeline is completed correctly before the instruction reaches the next module. The presence of the ROB, reservation station, free pool, and RAT ensure that out of order execution is completed properly without data hazards. The OoO execution aspect of the processor greatly helps in efficiently executing instructions without having to wait unnecessarily for previous instructions to finish. While the instructions must still be retired in-order, having the execution finish based on which instructions are available greatly helps in improving throughput. Pairing this with pipelining and being 2-issue superscalar further increases the processor throughput and overall performance. Combining the different optimizations has a strong effect; for example, the superscalar aspect of the processor causes more instructions to be stored in the reservation station each clock cycle. This in turn presents more options to the OoO processor to complete instructions in whatever order is most efficient, rather than simply waiting for instructions to complete.

The design was simulated and verified using ModelSim. In Quartus, the design was synthesized to find area and power results. In processor design, PPA (Power, Performance, and Area) values are of interest to use as an evaluation metric. Regarding the area results, the number of logic elements is lowest in the Fetch module, which intuitively makes sense due to the simple nature of the task (simply assigning values from a text file to memory). The Fire module uses the most amount of logic elements, which is to be expected as it contains the logic where multiple instructions are taken from the reservation station and executed in each of the functional units. Most of the logic elements are allocated for the more complex modules later in the pipeline, such as fire, retire, and dispatch. There are a number of loops in each of these modules which require many logic element resources to

Fetch	Total Logic Elements: 1 Total Registers: 0 Total Modular Pins: 65 Total Combinational Functions: 1 Logic element usage by number of LUT inputs 4 input functions: 0 3 input functions: 0 ≤ 2 input functions: 1
Decode	Total Logic Elements: 183 Total Registers: 138 Total Modular Pins: 189 Total Combinational Functions: 101 Logic element usage by number of LUT inputs 4 input functions: 46 3 input functions: 29 ≤ 2 input functions: 26
Rename	Total Logic Elements: 423 Total Registers: 85 Total Modular Pins: 185 Total Combinational Functions: 412 Logic element usage by number of LUT inputs 4 input functions: 240 3 input functions: 150 ≤ 2 input functions: 23
Dispatch	Total Logic Elements: 1576 Total Registers: 1400 Total Modular Pins: 1922 Total Combinational Functions: 204 Logic element usage by number of LUT inputs 4 input functions: 179 3 input functions: 2 ≤ 2 input functions: 13
Fire	Total Logic Elements: 257472 Total Registers: 3212 Total Modular Pins: 4909 Total Combinational Functions: 257472 Logic element usage by number of LUT inputs: 4 input functions: 245651 3 input functions: 9029 ≤ 2 input functions: 2792
Retire	Total Logic Elements: 33098 Total Registers: 1060 Total Modular Pins: 36293 Total Combinational Functions: 33098 Logic element usage by number of LUT inputs: 4 input functions: 32789 3 input functions: 150 ≤ 2 input functions: 159

Table 3: Area / Resource Utilization of Modules on FPGA

Fetch	45.76 mW
Decode	46.20 mW
Rename	46.19 mW
Dispatch	46.12 mW
Fire	46.05 mW
Retire	45.96 mW

Table 4: Power Usage of Modules on FPGA

implement. The input pins to the Retire module seem high (36293), but the majority of them are unused memory bits. If desired, the memory available to the module can be lessened to reduce these modular pins. The default toggle rate used for input I/O signals for power calculations was set to 12.5%, which is the default in Quartus. The default toggle rate for the remaining signals - non I/O - was also set to 12.5%. In regards to the power usage of the design, the modules are similar in their estimated usage. The fetch module has the lowest estimated power usage which is to be expected due to its simple logic.

5 Conclusion

The design of processors can be complex with many tradeoffs needing to be taken into account. The processor built for this project successfully accomplishes OoO (out of order) execution, superscalar execution (2 issue), and pipelining. The processor achieves this by utilizing a reservation station, ROB (Re-order buffer), free pool, register renaming, forwarding, and a physical register file. In addition to functionality, processors should be designed in a manner that optimizes for throughput, efficiency, power, and area / resource utilization. Each module should be designed with minimal redundancy in logic and hardware in order to maximize the efficiency of the processor.

6 Acknowledgements

This project was primarily created with the knowledge given in Professor Nader Sehatbakhsh's UCLA ECE M116C (Computer Architecture) course. Here are links to the lecture videos from Fall 2023 which are most relevant to this project:

1. [L10 - Superscalar and Intro to OoO](#)
2. [L11 - Out of Order Execution](#)
3. [L12 - Cache Design](#)

References

- [1] Nader Sehatbakhsh, *Superscalar and Intro to OoO*, https://www.youtube.com/watch?v=nrJxRNfmgBQ&ab_channel=NaderSehatbakhsh
- [2] Nader Sehatbakhsh, *Out of Order Execution*, https://www.youtube.com/watch?v=db6UHxfw0C4&ab_channel=NaderSehatbakhsh
- [3] Nader Sehatbakhsh, *Cache Design*, https://www.youtube.com/watch?v=RwdiDAaK6U8&ab_channel=NaderSehatbakhsh

Appendix I - interface.sv file

```
1
2  interface InstructionInterface;
3      logic [31:0] firstinstruction;
4      logic [31:0] secondinstruction;
5  endinterface
6
7
8  interface DecodeInterface;
9      // Signals related to the first
10     instruction logic [31:0] firstinstruction;
11     logic [6:0] opcode1;
12     logic [4:0] rs1_1;
13     logic [4:0] rs2_1;
14     logic [4:0] rd_1;
15     logic regWrite1;
16     logic [2:0] aluOp1;
17     logic aluSrc1;
18     logic memWrite1;
19     logic memRead1;
20     logic memtoReg1;
21     logic signed [31:0] imm1;
22
23     // Signals related to the second instruction
24     logic [31:0] secondinstruction;
25     logic [6:0] opcode2;
26     logic [4:0] rs1_2;
27     logic [4:0] rs2_2;
28     logic [4:0] rd_2;
29     logic regWrite2;
30     logic [2:0] aluOp2;
31     logic aluSrc2;
32     logic memWrite2;
33     logic memRead2;
34     logic memtoReg2;
35     logic signed [31:0] imm2;
36 endinterface
37
38
39 interface RegisterRenamingInterface;
40     logic [4:0] src1_instr;
41     logic [4:0] src2_instr;
42     logic [4:0] dest_instr;
43     logic [4:0] src1_instr2;
44     logic [4:0] src2_instr2;
45     logic [4:0] dest_instr2;
46
47     logic [5:0] src1_phys;
48     logic [5:0] src2_phys;
49     logic [5:0] dest_phys;
50     logic [5:0] src1_phys2;
51     logic [5:0] src2_phys2;
52     logic [5:0] dest_phys2;
53
```

```

54 // Pass in the extra items from decode that
55 // will be eventually needed by dispatch
56 // (don't need the architectural registers since creating
57 // the physical registers in this stage)
58
59 // Signals related to the first instruction
60 logic [6:0] renameopcode1;
61 logic regWrite1;
62 logic [2:0] aluOp1;
63 logic aluSrc1;
64 logic memWrite1;
65 logic memRead1;
66 logic memtoReg1;
67 logic signed [31:0] imm1;
68
69 // Signals related to the second instruction
70 logic [6:0] renameopcode2;
71 logic regWrite2;
72 logic [2:0] aluOp2;
73 logic aluSrc2;
74 logic memWrite2;
75 logic memRead2;
76 logic memtoReg2;
77 logic signed [31:0] imm2;
78
79 logic ready_src1_instr;
80 logic ready_src2_instr;
81 logic ready_src1_instr2;
82 logic ready_src2_instr2;
83 logic [63:0] readyregs;
84
85 logic [5:0] overwrittendest_phys1;
86 logic [5:0] overwrittendest_phys2;
87
88 logic [4:0] destihold;
89 logic [4:0] destihold2;
90
91 logic [5:0] free_regs [0:1];
92
93
94 endinterface
95
96 interface DispatchingInterface;
97 logic [5:0] src1_phys;
98 logic [5:0] src2_phys;
99 logic [5:0] dest_phys;
100 logic [5:0] src1_phys2;
101 logic [5:0] src2_phys2;
102 logic [5:0] dest_phys2;
103
104 // Info that is coming in from decode->rename->dispatch
105
106 // Signals related to the first instruction
107 logic [6:0] dispatchopcode1;
108 logic regWrite1;
109 logic [2:0] aluOp1;

```

```

110 logic aluSrc1;
111 logic memWrite1;
112 logic memRead1;
113 logic memtoReg1;
114 logic signed [31:0] imm1;
115
116 // Signals related to the second instruction
117 logic [6:0] opcode2;
118 logic regWrite2;
119 logic [2:0] aluOp2;
120 logic aluSrc2;
121 logic memWrite2;
122 logic memRead2;
123 logic memtoReg2;
124 logic signed [31:0] imm2;
125 logic [84:0] rs_array[0:15];
126 logic [18:0] rob[0:15];
127
128 logic ready_src1_instr;
129 logic ready_src2_instr;
130 logic ready_src1_instr2;
131 logic ready_src2_instr2;
132 logic [63:0] readyregs;
133
134 logic [5:0] overwrittendest_phys1;
135 logic [5:0] overwrittendest_phys2;
136
137 logic [4:0] destihold;
138 logic [4:0] destihold2;
139
140 logic [15:0] complete_array;
141 logic [3:0] retire_rob [0:1];
142 logic [3:0] clear_rs [0:2];
143
144 endinterface
145
146 interface FireInterface;
147 logic [84:0] rs_array[0:15];
148 logic [18:0] rob[0:15];
149 logic [31:0] physregisters [63:0];
150 logic [15:0] complete_array;
151 logic [31:0] store_address;
152 logic [31:0] store_value;
153 logic [31:0] load_address;
154 logic [15:0] store_complete_array;
155 logic [31:0] memory [0:1023];
156 logic [3:0] clear_rs [0:2];
157 endinterface
158
159
160 interface RetireInterface;
161 logic [18:0] rob[0:15];
162 logic [31:0] physregisters [63:0];
163 logic [31:0] regfile [0:31];
164 logic [15:0] complete_array;
165 logic [31:0] store_address;

```

```
166     logic [31:0] store_value;
167     logic [31:0] load_address;
168     logic [15:0] store_complete_array;
169     logic [31:0] memory [0:1023];
170     logic [3:0] retire_rob [0:1];
171     logic [5:0] free_regs [0:1];
172 endinterface
173
174
```

Appendix II - TopModule.sv file

```
1
2  module TopModule;
3
4      reg clk;
5
6      reg reset;
7
8      InstructionInterface myInterface();
9
10     DecodeInterface decodeInterface();
11
12     RegisterRenamingInterface renamingInterface();
13
14     DispatchingInterface dispatchinterface();
15
16     FireInterface fireinterface();
17
18     RetireInterface retireinterface();
19
20     // Module instantiation of Fetch
21     module Fetch2 myModule (
22         .clk(clk),
23         .firstinstruction(myInterface.firstinstruction),
24         .secondinstruction(myInterface.secondinstruction)
25     );
26
27     // Module instantiation of Decode module
28     Decode2 decodeModule (
29         .clk(clk),
30         .firstinstruction(decodeInterface.firstinstruction),
31         .secondinstruction(decodeInterface.secondinstruction),
32         .opcode1(decodeInterface.opcode1),
33         .rs1_1(decodeInterface.rs1_1),
34         .rs2_1(decodeInterface.rs2_1),
35         .rd_1(decodeInterface.rd_1),
36         .regWrite1(decodeInterface.regWrite1),
37         .aluOp1(decodeInterface.aluOp1),
38         .aluSrc1(decodeInterface.aluSrc1),
39         .memWrite1(decodeInterface.memWrite1),
40         .memRead1(decodeInterface.memRead1),
41         .memtoReg1(decodeInterface.memtoReg1),
42         .imm1(decodeInterface.imm1),
43         .opcode2(decodeInterface.opcode2),
44         .rs1_2(decodeInterface.rs1_2),
45         .rs2_2(decodeInterface.rs2_2),
46         .rd_2(decodeInterface.rd_2),
47         .regWrite2(decodeInterface.regWrite2),
48         .aluOp2(decodeInterface.aluOp2),
49         .aluSrc2(decodeInterface.aluSrc2),
50         .memWrite2(decodeInterface.memWrite2),
51         .memRead2(decodeInterface.memRead2),
52         .memtoReg2(decodeInterface.memtoReg2),
53         .imm2(decodeInterface.imm2)
```

```

54 );
55
56
57 // Module instantiation of Rename module
58 RegisterRenaming renamingModule (
59     .clk(clk),
60     .src1_instr(renamingInterface.src1_instr),
61     .src2_instr(renamingInterface.src2_instr),
62     .dest_instr(renamingInterface.dest_instr),
63     .src1_instr2(renamingInterface.src1_instr2),
64     .src2_instr2(renamingInterface.src2_instr2),
65     .dest_instr2(renamingInterface.dest_instr2),
66     .rename_enable(1'b1),
67     .src1_phys(renamingInterface.src1_phys),
68     .src2_phys(renamingInterface.src2_phys),
69     .dest_phys(renamingInterface.dest_phys),
70     .src1_phys2(renamingInterface.src1_phys2),
71     .src2_phys2(renamingInterface.src2_phys2),
72     .dest_phys2(renamingInterface.dest_phys2),
73     .reset(reset),
74
75     // .outrenameopcode1(predispatchinterface.outrenameopcode1),
76     // .outrenameopcode2(predispatchinterface.outrenameopcode2),
77
78     .renameopcode1(renamingInterface.renameopcode1),
79     .renameopcode2(renamingInterface.renameopcode2),
80
81     .ready_src1_instr(renamingInterface.ready_src1_instr),
82     .ready_src2_instr(renamingInterface.ready_src2_instr),
83     .ready_src1_instr2(renamingInterface.ready_src1_instr2),
84     .ready_src2_instr2(renamingInterface.ready_src2_instr2),
85     .readyregs(renamingInterface.readyregs),
86
87     .overwrittendest_phys1(renamingInterface.overwrittendest_phys1),
88     .overwrittendest_phys2(renamingInterface.overwrittendest_phys2),
89
90     .destihold(renamingInterface.destihold),
91     .destihold2(renamingInterface.destihold2),
92     .free_regs(renamingInterface.free_regs)
93 );
94
95 // Module instantiation of Dispatch module
96 Dispatch2 dispatchModule (
97     .clk(clk),
98     .src1_phys(dispatchinterface.src1_phys),
99     .src2_phys(dispatchinterface.src2_phys),
100    .dest_phys(dispatchinterface.dest_phys),
101    .src1_phys2(dispatchinterface.src1_phys2),
102    .src2_phys2(dispatchinterface.src2_phys2),
103    .dest_phys2(dispatchinterface.dest_phys2),
104
105    // Signals that came from decode->rename->dispatch
106    .dispatchopcode1(dispatchinterface.dispatchopcode1),
107    .regWrite1(dispatchinterface.regWrite1),
108    .aluOp1(dispatchinterface.aluOp1),
109    .aluSrc1(dispatchinterface.aluSrc1),

```



```

110 .memWrite1(dispatchinterface.memWrite1),
111 .memRead1(dispatchinterface.memRead1),
112 .memtoReg1(dispatchinterface.memtoReg1),
113 .imm1(dispatchinterface.imm1),
114 .decode_enable(1'b1),
115 .opcode2(dispatchinterface.opcode2),
116 .regWrite2(dispatchinterface.regWrite2),
117 .aluOp2(dispatchinterface.aluOp2),
118 .aluSrc2(dispatchinterface.aluSrc2),
119 .memWrite2(dispatchinterface.memWrite2),
120 .memRead2(dispatchinterface.memRead2),
121 .memtoReg2(dispatchinterface.memtoReg2),
122 .imm2(dispatchinterface.imm2),
123 .rs_array(dispatchinterface.rs_array),
124 .rob(dispatchinterface.rob),
125
126 .ready_src1_instr(dispatchinterface.ready_src1_instr),
127 .ready_src2_instr(dispatchinterface.ready_src2_instr),
128 .ready_src1_instr2(dispatchinterface.ready_src1_instr2),
129 .ready_src2_instr2(dispatchinterface.ready_src2_instr2),
130 .readyregs(dispatchinterface.readyregs),
131
132 .overwrittendest_phys1(dispatchinterface.overwrittendest_phys1),
133 .overwrittendest_phys2(dispatchinterface.overwrittendest_phys2),
134
135 .destihold(dispatchinterface.destihold),
136 .destihold2(dispatchinterface.destihold2),
137 .complete_array(dispatchinterface.complete_array),
138 .retire_rob(dispatchinterface.retire_rob),
139
140 .clear_rs(dispatchinterface.clear_rs)
141 );
142
143 // Module instantiation of Fire module
144 Fire2 fireModule (
145     .clk(clk),
146     .rs_array(fireinterface.rs_array),
147     .rob(fireinterface.rob),
148     .physregisters(fireinterface.physregisters),
149     .complete_array(fireinterface.complete_array),
150     .store_address(fireinterface.store_address),
151     .store_value(fireinterface.store_value),
152     .load_address(fireinterface.load_address),
153     .store_complete_array(fireinterface.store_complete_array),
154     .memory(fireinterface.memory),
155     .clear_rs(fireinterface.clear_rs)
156 );
157
158 // Module instantiation of Retire module
159 Retire2 retireModule (
160     .clk(clk),
161     .rob(retireinterface.rob),
162     .physregisters(retireinterface.physregisters),
163     .complete_array(retireinterface.complete_array),
164     .store_address(retireinterface.store_address),
165     .store_value(retireinterface.store_value),

```

```

166     .load_address(retireinterface.load_address),
167     .store_complete_array(retireinterface.store_complete_array),
168     .memory(retireinterface.memory),
169     .retire_rob(retireinterface.retire_rob),
170     .free_regs(retireinterface.free_regs)
171 );
172
173
174 // Connect the fetch output to the decode input
175 always_comb begin
176     decodeInterface.firstinstruction = myInterface.firstinstruction;
177     decodeInterface.secondinstruction = myInterface.secondinstruction;
178 end;
179
180
181 // Connect the renaming output to the decode input
182 always_comb begin
183     renamingInterface.src1_instr = decodeInterface.rs1_1;
184     renamingInterface.src2_instr = decodeInterface.rs2_1;
185     renamingInterface.dest_instr = decodeInterface.rd_1;
186
187     renamingInterface.src1_instr2 = decodeInterface.rs1_2;
188     renamingInterface.src2_instr2 = decodeInterface.rs2_2;
189     renamingInterface.dest_instr2 = decodeInterface.rd_2;
190
191 // Pass through the items from Decode that
192 // will eventually be used by dispatch
193     renamingInterface.renameopcode1 = decodeInterface.opcode1;
194     renamingInterface.regWrite1 = decodeInterface.regWrite1;
195     renamingInterface.aluOp1 = decodeInterface.aluOp1;
196     renamingInterface.aluSrc1 = decodeInterface.aluSrc1;
197     renamingInterface.memWrite1 = decodeInterface.memWrite1;
198     renamingInterface.memRead1 = decodeInterface.memRead1;
199     renamingInterface.memtoReg1 = decodeInterface.memtoReg1;
200     renamingInterface.imm1 = decodeInterface.imm1;
201
202     renamingInterface.renameopcode2 = decodeInterface.opcode2;
203     renamingInterface.regWrite2 = decodeInterface.regWrite2;
204     renamingInterface.aluOp2 = decodeInterface.aluOp2;
205     renamingInterface.aluSrc2 = decodeInterface.aluSrc2;
206     renamingInterface.memWrite2 = decodeInterface.memWrite2;
207     renamingInterface.memRead2 = decodeInterface.memRead2;
208     renamingInterface.memtoReg2 = decodeInterface.memtoReg2;
209     renamingInterface.imm2 = decodeInterface.imm2;
210
211     renamingInterface.free_regs = retireinterface.free_regs;
212 end;
213
214
215 always_comb begin
216     dispatchinterface.src1_phys = renamingInterface.src1_phys;
217     dispatchinterface.src2_phys = renamingInterface.src2_phys;
218     dispatchinterface.dest_phys = renamingInterface.dest_phys;
219     dispatchinterface.src1_phys2 = renamingInterface.src1_phys2;
220     dispatchinterface.src2_phys2 = renamingInterface.src2_phys2;
221     dispatchinterface.dest_phys2 = renamingInterface.dest_phys2;

```

```

222 dispatchinterface.dispatchopcode1 = renamingInterface.renameopcode1;
223 dispatchinterface.regWrite1 = renamingInterface.regWrite1;
224 dispatchinterface.aluOp1 = renamingInterface.aluOp1;
225 dispatchinterface.aluSrc1 = renamingInterface.aluSrc1;
226 dispatchinterface.memWrite1 = renamingInterface.memWrite1;
227 dispatchinterface.memRead1 = renamingInterface.memRead1;
228 dispatchinterface.memtoReg1 = renamingInterface.memtoReg1;
229 dispatchinterface.imm1 = renamingInterface.imm1;
230
231
232 dispatchinterface.opcode2 = renamingInterface.renameopcode2;
233 dispatchinterface.regWrite2 = renamingInterface.regWrite2;
234 dispatchinterface.aluOp2 = renamingInterface.aluOp2;
235 dispatchinterface.aluSrc2 = renamingInterface.aluSrc2;
236 dispatchinterface.memWrite2 = renamingInterface.memWrite2;
237 dispatchinterface.memRead2 = renamingInterface.memRead2;
238 dispatchinterface.memtoReg2 = renamingInterface.memtoReg2;
239 dispatchinterface.imm2 = renamingInterface.imm2;
240
241 dispatchinterface.ready_src1_instr = renamingInterface.ready_src1_instr;
242 dispatchinterface.ready_src2_instr = renamingInterface.ready_src2_instr;
243 dispatchinterface.ready_src1_instr2 = renamingInterface.ready_src1_instr2;
244 dispatchinterface.ready_src2_instr2 = renamingInterface.ready_src2_instr2;
245 dispatchinterface.readyregs = renamingInterface.readyregs;
246
247
248 dispatchinterface.overwrittendest_phys1 = renamingInterface.overwrittendest_phys1;
249 dispatchinterface.overwrittendest_phys2 = renamingInterface.overwrittendest_phys2;
250
251 dispatchinterface.destihold = renamingInterface.destihold;
252 dispatchinterface.destihold2 = renamingInterface.destihold2;
253
254 dispatchinterface.retire_rob = retireinterface.retire_rob;
255
256 dispatchinterface.clear_rs = fireinterface.clear_rs;
257 end;
258
259
260 always_comb begin
261     fireinterface.rs_array = dispatchinterface.rs_array;
262     fireinterface.rob = dispatchinterface.rob;
263     fireinterface.complete_array = dispatchinterface.complete_array;
264 end;
265
266
267 always_comb begin
268     retireinterface.rob = fireinterface.rob;
269     retireinterface.physregisters = fireinterface.physregisters;
270     retireinterface.complete_array = fireinterface.complete_array;
271     retireinterface.store_address = fireinterface.store_address;
272     retireinterface.store_value = fireinterface.store_value;
273     retireinterface.load_address = fireinterface.load_address;
274     retireinterface.store_complete_array = fireinterface.store_complete_array;
275     fireinterface.memory = retireinterface.memory;
276 end;
277

```

```

278 // Clock signal
279 always
280 begin
281     #5 clk = 1;
282     #5 clk = 0;
283 end
284
285 // Display for clock signal
286 /*
287 initial begin
288     $display("Time %0t: clk = %b", $time, clk);
289 end
290 */
291
292 // Reset logic
293 initial begin
294     // Initialize reset at the beginning of simulation
295     reset = 1'b1;
296     #10 reset = 1'b0; // Unset reset after 10 time units
297 end
298
299
300
301 // Display for positive clock edge
302 /*
303 always_ff @(posedge clk) begin
304     // Rotate the data_from_file array to get the next 4 values on each clock cycle
305     $display("Clock edge detected at time %0t", $time);
306
307 end
308 */
309
310 endmodule

```

Appendix III - Fetch2.sv file

```
1
2 module Fetch2 (
3     input logic clk,
4     output reg [31:0] firstinstruction,
5     output reg [31:0] secondinstruction
6 );
7
8     reg [63:0] data_from_file = 32'h0;
9     reg [7:0] mem [0:255];
10    reg clk1;
11
12    // Logic to read values from text file (can change filepath if needed)
13    initial begin
14        $readmemh("C:/Users/abbas/OneDrive/Documents/quartusfiles/try1.txt", mem);
15
16        // Display the contents of the memory after reading from the file
17        $display("Memory contents after reading from file:");
18        for (int i = 0; i <= 30; i = i + 1) begin
19            $display("mem[%0d] = %h", i, mem[i]);
20        end
21
22    end
23
24    int i = -8;
25
26    always @(posedge clk) begin
27        // Rotate the data_from_file array to get the next 4 values on each clock
28        cycle $display("Clock edge detected at time %0t", $time);
29
30        data_from_file <= {mem[i+7], mem[i+6],mem[i+5],mem[i+4],mem[i+3], mem[i+2],mem[i+1],mem[i]
31    };
32
33        i <= i + 8;
34
35        firstinstruction <= {mem[i], mem[i+1],mem[i+2],mem[i+3]};
36        secondinstruction <= {mem[i+4], mem[i+5],mem[i+6],mem[i+7]};
37        ////$display("data_from_file = %b", data_from_file);
38        ////$display("memory =%h,%h,%h,%h,%h,%h,%h,%h,%h,%h", mem[i+7], mem[i+6],mem[i+5],mem[i+4],
39        mem[i+3], mem[i+2],mem[i+1],mem[i]);
40        ////$display("firstinstruction = %b, secondinstruction = %b", firstinstruction,
41        secondinstruction);
42        ////$display("i = %d", i);
43        $display("firstinstruction = %b, secondinstruction = %b", firstinstruction,
44        secondinstruction);
45    end
46
47 endmodule
```

Appendix IV - Decode2.sv file

```
1
2 module Decode2 (
3     input logic clk,
4     input logic [31:0] firstinstruction,
5     input logic [31:0] secondinstruction,
6     output logic [6:0] opcode1,
7     output logic [6:0] opcode2,
8     output logic [4:0] rs1_1,
9     output logic [4:0] rs1_2,
10    output logic [4:0] rs2_1,
11    output logic [4:0] rs2_2,
12    output logic [4:0] rd_1,
13    output logic [4:0] rd_2,
14    output logic regWrite1,
15    output logic regWrite2,
16    output logic [2:0] aluOp1,
17    output logic [2:0] aluOp2,
18    output logic aluSrc1,
19    output logic aluSrc2,
20    output logic memWrite1,
21    output logic memWrite2,
22    output logic memRead1,
23    output logic memRead2,
24    output logic memtoReg1,
25    output logic memtoReg2,
26    output logic signed [31:0] imm1,
27    output logic signed [31:0] imm2
28 );
29
30     static logic [2:0] funct3_1, funct3_2;
31     static logic [6:0] funct7_1, funct7_2;
32
33 logic [6:0] firstopcode1;
34 logic [6:0] firstopcode2;
35 logic [2:0] firstfunct3_1;
36 logic [2:0] firstfunct3_2;
37 logic [6:0] firstfunct7_1;
38 logic [6:0] firstfunct7_2;
39
40 always_ff @(posedge clk) begin
41     firstopcode1 <= firstinstruction[6:0];
42     firstopcode2 <= secondinstruction[6:0];
43     firstfunct3_1 <= firstinstruction[14:12];
44     firstfunct3_2 <= secondinstruction[14:12];
45     firstfunct7_1 <= firstinstruction[31:25];
46     firstfunct7_2 <= secondinstruction[31:25];
47 end
48
49 always_ff @(posedge clk) begin
50     //$display("firstinstruction = %b, secondinstruction = %b",
firstinstruction, secondinstruction);
51     //$display("opcode1 = %b, opcode2 = %b",opcode1, opcode2);
52
```

```

53     opcode1 = firstopcode1;
54     opcode2 = firstopcode2;
55     funct3_1 = firstfunct3_1;
56     funct3_2 = firstfunct3_2;
57     funct7_1 = firstfunct7_1;
58     funct7_2 = firstfunct7_2;
59
60     // Decode logic for the first instruction
61     case (firstinstruction[6:0])
62         7'b0010011: begin // ADDI and ANDI
63             rs1_1 <= firstinstruction[19:15];
64             rs2_1 <= 0;
65             rd_1 <= firstinstruction[11:7];
66             imm1 <= {{20{firstinstruction[31]}}, firstinstruction[31:20]};
67             regWrite1 <= 1;
68             //$display("funct3_1 = %b",funct3_1);
69
70         if (firstinstruction[14:12] == 3'b000) begin
71             aluOp1 <= 3'b000; // ADDI
72             aluSrc1 <= 0;
73         end
74
75         if (firstinstruction[14:12] == 3'b111) begin
76             aluOp1 <= 3'b111; // ANDI
77             aluSrc1 <= 0;
78         end
79
80             memWrite1 <= 0;
81             memRead1 <= 0;
82             memtoReg1 <= 0;
83         end
84
85         7'b0110011: begin // ADD, SUB, AND, XOR, SRA
86             rs1_1 <= firstinstruction[19:15];
87             rs2_1 <= firstinstruction[24:20];
88             rd_1 <= firstinstruction[11:7];
89             regWrite1 <= 1;
90             imm1 <= 0;
91
92         if (firstinstruction[14:12] == 3'b000) begin
93         if (firstinstruction[31:25] == 7'b0000000) begin
94             aluOp1 <= 3'b000; // ADD
95             aluSrc1 <= 0;
96         end
97         if (firstinstruction[31:25] == 7'b0100000) begin
98             aluOp1 <= 3'b001; // SUB
99             aluSrc1 <= 0;
100        end
101        end
102
103        if (firstinstruction[14:12] == 3'b100) begin
104            aluOp1 <= 3'b100; // XOR
105            aluSrc1 <= 0;
106        end
107
108        if (firstinstruction[14:12] == 3'b101) begin

```

```

109     aluOp1 <= 3'b101; // SRA
110     aluSrc1 <= 0;
111 end
112     memWrite1 <= 0;
113     memRead1 <= 0;
114     memtoReg1 <= 0;
115 end
116
117     7'b0100011: begin // SW
118         rs1_1 <= firstinstruction[19:15];
119         rs2_1 <= firstinstruction[24:20];
120     rd_1 <= 0;
121     imm2 <= {secondinstruction[31:25], secondinstruction[11:7]};
122     regWrite1 <= 0;
123     aluOp1 <= 3'b000;
124     aluSrc1 <= 1;
125     memWrite1 <= 1;
126     memRead1 <= 0;
127     memtoReg1 <= 0;
128 end
129
130     7'b0000011: begin // LW
131         rs1_1 <= firstinstruction[19:15];
132     rs2_1 <= 0;
133     rd_1 <= firstinstruction[11:7];
134     imm1 <= {{20{firstinstruction[31]}}, firstinstruction[31:20]};
135     regWrite1 <= 1;
136     aluOp1 <= 3'b000;
137     aluSrc1 <= 1;
138     memWrite1 <= 0;
139     memRead1 <= 1;
140     memtoReg1 <= 1;
141 end
142
143     default: begin
144         rs1_1 <= 5'bxxxxx;
145         rs2_1 <= 5'bxxxxx;
146         rd_1 <= 5'bxxxxx;
147         regWrite1 <= 1'bx;
148         aluOp1 <= 3'bxxx;
149         aluSrc1 <= 1'bx;
150         memWrite1 <= 1'bx;
151         memRead1 <= 1'bx;
152         memtoReg1 <= 1'bx;
153     imm1 <= 1'bx;
154     // $display("Debug: Unknown opcode detected for instruction 1");
155 end
156 endcase
157
158
159 // Decode logic for the second instruction
160 case (secondinstruction[6:0])
161     7'b0010011: begin // ADDI and ANDI
162         rs1_2 <= secondinstruction[19:15];
163     rs2_2 <= 0;
164     rd_2 <= secondinstruction[11:7];

```



```

165         imm2 <= {{20{secondinstruction[31]}}, secondinstruction[31:20]};
166         regWrite2 <= 1;
167
168     if (secondinstruction[14:12] == 3'b000) begin
169         aluOp2 <= 3'b000; // ADDI
170         aluSrc2 <= 0;
171     end
172
173     if (secondinstruction[14:12] == 3'b111) begin
174         aluOp2 <= 3'b111; // ANDI
175         aluSrc2 <= 0;
176     end
177
178         memWrite2 <= 0;
179         memRead2 <= 0;
180         memtoReg2 <= 0;
181     end
182
183     7'b0110011: begin // ADD, SUB, XOR, SRA
184         rs1_2 <= secondinstruction[19:15];
185         rs2_2 <= secondinstruction[24:20];
186         rd_2 <= secondinstruction[11:7];
187         regWrite2 <= 1;
188         imm2 <= 0;
189
190     if (secondinstruction[14:12] == 3'b000) begin
191     if (secondinstruction[31:25] == 7'b0000000) begin
192         aluOp2 <= 3'b000; // ADD
193         aluSrc2 <= 0;
194     end
195     if (secondinstruction[31:25] == 7'b0100000) begin
196         aluOp2 <= 3'b001; // SUB
197         aluSrc2 <= 0;
198     end
199     end
200
201     if (secondinstruction[14:12] == 3'b100) begin
202         aluOp2 <= 3'b100; // XOR
203         aluSrc1 <= 0;
204     end
205
206     if (secondinstruction[14:12] == 3'b101) begin
207         aluOp2 <= 3'b101; // SRA
208         aluSrc2 <= 0;
209     end
210
211         memWrite2 <= 0;
212         memRead2 <= 0;
213         memtoReg2 <= 0;
214     end
215
216     7'b0100011: begin // SW
217         rs1_2 <= secondinstruction[19:15];
218         rs2_2 <= secondinstruction[24:20];
219         rd_2 <= 0;
220         imm2 <= {secondinstruction[31:25], secondinstruction[11:7]};

```

```

221     regWrite2 <= 0;
222     aluOp2 <= 3'b000;
223     aluSrc2 <= 1;
224     memWrite2 <= 1;
225     memRead2 <= 0;
226     memtoReg2 <= 0;
227 end
228
229
230 7'b0000011: begin // LW
231     rs1_2 <= secondinstruction[19:15];
232 rs2_2 <= 0;
233     rd_2 <= secondinstruction[11:7];
234     imm2 <= {{20{secondinstruction[31]}}, secondinstruction[31:20]};
235     regWrite2 <= 1;
236     aluOp2 <= 3'b000;
237     aluSrc2 <= 1;
238     memWrite2 <= 0;
239     memRead2 <= 1;
240     memtoReg2 <= 1;
241 end
242
243 default: begin
244     rs1_2 <= 5'bxxxxx;
245     rs2_2 <= 5'bxxxxx;
246     rd_2 <= 5'bxxxxx;
247     regWrite2 <= 1'bx;
248     aluOp2 <= 3'bxxx;
249     aluSrc2 <= 1'bx;
250     memWrite2 <= 1'bx;
251     memRead2 <= 1'bx;
252     memtoReg2 <= 1'bx;
253 imm2 <= 1'bx;
254     //$display("Debug: Unknown opcode detected for instruction 2");
255 end
256 endcase
257
258 // Additional debug information if needed
259
260 $display("Debug: rd_1=%0d, rs1_1=%0d, rs2_1=%0d, imm_1=%d", rd_1, rs1_1, rs2_1, imm1);
261 $display("Debug: regWrite_1=%0b, aluOp_1=%0b, aluSrc_1=%0b", regWrite1, aluOp1, aluSrc1);
262 $display("Debug: memWrite_1=%0b, memRead_1=%0b, memtoReg_1=%0b", memWrite1,
memRead1, memtoReg1);
263
264 $display("Debug: rd_2=%0d, rs1_2=%0d, rs2_2=%0d, imm_2=%d", rd_2, rs1_2, rs2_2, imm2);
265 $display("Debug: regWrite_2=%0b, aluOp_2=%0b, aluSrc_2=%0b", regWrite2, aluOp2, aluSrc2);
266 $display("Debug: memWrite_2=%0b, memRead_2=%0b, memtoReg_2=%0b", memWrite2,
memRead2, memtoReg2);
267
268 end
269 endmodule
270

```

Appendix V - Rename2.sv file

```
1
2 module RegisterRenaming (
3     input wire [4:0] src1_instr,    // Source register 1 from instruction 1
4     input wire [4:0] src2_instr,    // Source register 2 from instruction 1
5     input wire [4:0] dest_instr,    // Destination register from instruction 1
6     input wire [4:0] src1_instr2,   // Source register 1 from instruction 2
7     input wire [4:0] src2_instr2,   // Source register 2 from instruction 2
8     input wire [4:0] dest_instr2,   // Destination register from instruction 2
9     input wire rename_enable,       // Enable register renaming
10    input wire clk,                  // Clock signal
11    input wire reset,                // Reset signal
12    output logic [5:0] src1_phys,     // Physical register for source 1 in instruction 1
13    output logic [5:0] src2_phys,     // Physical register for source 2 in instruction 1
14    output logic [5:0] dest_phys,     // Physical register for destination in instruction 1
15    output logic [5:0] src1_phys2,    // Physical register for source 1 in instruction 2
16    output logic [5:0] src2_phys2,    // Physical register for source 2 in instruction 2
17    output logic [5:0] dest_phys2,    // Physical register for destination in instruction 2
18
19    output logic [4:0] destihold,
20    output logic [4:0] destihold2,
21    input wire [6:0] renameopcode1,
22    input wire [6:0] renameopcode2,
23    input logic [5:0] free_regs [0:1],
24    output logic ready_src1_instr,
25    output logic ready_src2_instr,
26    output logic ready_src1_instr2,
27    output logic ready_src2_instr2,
28    output logic [63:0] readyregs = '1,
29    output logic [5:0] overwrittendest_phys1,
30    output logic [5:0] overwrittendest_phys2
31
32 );
33
34    logic [6:0] intopcode1;
35    logic [6:0] intopcode2;
36
37    parameter NUM_PHYSICAL_REGISTERS = 64;
38
39    logic [5:0] rat [NUM_PHYSICAL_REGISTERS-1:0]; // Register Alias Table
40    logic [NUM_PHYSICAL_REGISTERS-1:0] free_pool; // Free pool (for physical registers)
41
42    // Function that finds the position of the first '0' in a free pool,
43    // which signifies the first free physical register (excluding p0, which is reserved
44    // as the value 0)
45    function int find_first_zero(logic [NUM_PHYSICAL_REGISTERS-1:0] value);
46        int result;
47
48        for (int i = 1; i < NUM_PHYSICAL_REGISTERS; i++) begin
49            if (value[i] == 0) begin
50                result = i;
51                break;
52            end
53        end
54    end
```

```

53     end
54     return result;
55 endfunction
56
57 always_ff @(posedge clk) begin
58 for (int x = 0; x < 2; x++) begin
59 free_pool[free_regs[x]] = 1'b0;
60 end
61 end
62
63 // Register renaming
64 always_ff @(posedge clk or posedge reset) begin
65     //$display("reset: ", reset);
66     overwrittendest_phys1 = 5'b00000;
67     overwrittendest_phys2 = 5'b00000;
68
69
70     // Source register renaming logic for instruction 1
71
72     src1_phys <= (src1_instr != 5'b00000) ? rat[src1_instr] : 5'b0;
73     src2_phys <= (src2_instr != 5'b00000) ? rat[src2_instr] : 5'b0;
74     // Display messages for source register renaming in instruction 1
75     //// $display("Clock %0t: Source Register1 %0d renamed to Physical Register %0d
for Instruction 1", $time, src1_instr, src1_phys);
76     //// $display("Clock %0t: Source Register2 %0d renamed to Physical Register %0d
for Instruction 1", $time, src2_instr, src2_phys);
77
78     // Source register renaming logic for instruction 2
79     src1_phys2 <= (src1_instr2 != 5'b00000) ? rat[src1_instr2] : 5'b0;
80     src2_phys2 <= (src2_instr2 != 5'b00000) ? rat[src2_instr2] : 5'b0;
81
82 // Check to see if the source registers for instruction 1 are ready or not
83 ready_src1_instr <= readyregs[src1_phys];
84 ready_src2_instr <= readyregs[src2_phys];
85 ready_src1_instr2 <= readyregs[src1_phys2];
86 ready_src2_instr2 <= readyregs[src2_phys2];
87
88 if (reset) begin
89     //$display("entered1: ", reset);
90     // Reset logic (initialize RAT and free pool)
91     for (int i = 0; i < NUM_PHYSICAL_REGISTERS; i++) begin
92         rat[i] <= 5'b0;
93     end
94     free_pool <= 5'b0; // Initialize free pool to all 0's
95     dest_phys <= 5'b0; // Assign a default value to dest_phys
96 end else if (rename_enable) begin
97     //$display("entered2: ", reset);
98     // Register renaming logic
99     if (dest_instr != 5'b0000) begin
100         // Destination register is not x0
101         //$display("entered3: ", reset);
102
103         dest_phys = find_first_zero(free_pool);
104
105         ////$display("find_first_zero: ", find_first_zero(free_pool));
106
107         //$display("VALUE AT rat[dest_instr]: %b", rat[dest_instr]);

```

```

108         overwrittendest_phys1 <= rat[dest_instr];
109
110         destihold <= dest_instr;
111
112         rat[dest_instr] = dest_phys;
113         ///$display("dest_instr: ", dest_instr);
114         //free_pool = free_pool | (64'b1 << dest_phys); // Mark the physical
register as in use
115         free_pool[dest_phys] = 1;
116
117         readyregs[dest_phys] = 0;
118         ///$display("Clock %0t: Register %0d renamed to Physical Register %0d
for Instruction 1", $time, dest_instr, dest_phys);
119         end else begin
120             dest_phys <= 5'b00000;
121             destihold <= dest_instr;
122
123             end
124             if (dest_instr2 != 5'b0000) begin
125
126             dest_phys2 = find_first_zero(free_pool);
127             ///$display("find_first_zero: ", find_first_zero(free_pool));
128
129             overwrittendest_phys2 <= rat[dest_instr2];
130
131             destihold2 <= dest_instr2;
132
133             rat[dest_instr2] = dest_phys2;
134             ///$display("dest_instr: ", dest_instr2);
135             //free_pool = free_pool | (64'b1 << dest_phys);
136             free_pool[dest_phys2] = 1;
137
138             readyregs[dest_phys2] = 0;
139             ///$display("Clock %0t: Register %0d renamed to Physical Register %0d
for Instruction 2", $time, dest_instr2, dest_phys2);
140
141         end else begin
142             dest_phys2 <= 5'b00000;
143             destihold2 <= dest_instr2;
144         end
145     end
146
147
148
149     //$display("VALUE AT overwrittendest_phys1: %b", overwrittendest_phys1);
150     //$display("VALUE AT overwrittendest_phys2: %b", overwrittendest_phys2);
151
152     // Display the entire RAT
153     $display("Clock %0t: Register Alias Table (RAT): %p", $time, rat);
154
155     // Display the free pool
156     $display("Clock %0t: Free Pool: %b", $time, free_pool);
157
158     /*
159     $display("Clock %0t: readyregs: %b", $time, readyregs);
160     $display("Clock %0t: ready_src1_instr: %b", $time, ready_src1_instr);
161     $display("Clock %0t: ready_src2_instr: %b", $time, ready_src2_instr);

```

```
162     $display("Clock %0t: ready_src1_instr2: %b", $time, ready_src1_instr2);
163     $display("Clock %0t: ready_src2_instr2: %b", $time, ready_src2_instr2);
164     */
165     end
166
167 endmodule
168
169
```

Appendix VI - Dispatch2.sv file

```
1
2 module Dispatch2 (
3     input logic [5:0] src1_phys,
4     input logic [5:0] src2_phys,
5     input logic [5:0] dest_phys,
6     input logic [5:0] src1_phys2,
7     input logic [5:0] src2_phys2,
8     input logic [5:0] dest_phys2,
9     input wire clk,
10    // signals from decode->rename->dispatch
11    input logic [6:0] dispatchopcode1, input
12    logic [6:0] opcode2,
13    input logic regWrite1,
14    input logic regWrite2,
15    input logic [2:0] aluOp1,
16    input logic [2:0] aluOp2,
17    input logic aluSrc1, input
18    logic aluSrc2, input logic
19    memWrite1, input logic
20    memWrite2, input logic
21    memRead1, input logic
22    memRead2, input logic
23    memtoReg1, input logic
24    memtoReg2,
25    input logic signed [31:0] imm1,
26    input logic signed [31:0] imm2,
27    input logic decode_enable,
28
29    input logic ready_src1_instr,
30    input logic ready_src2_instr,
31    input logic ready_src1_instr2,
32    input logic ready_src2_instr2,
33    input logic [63:0] readyregs,
34
35    output logic [84:0] rs_array[0:15],
36    output logic [18:0] rob[0:15],
37    output logic [15:0] complete_array = '{default:1'b0},
38    input logic [5:0] overwrittendest_phys1,
39    input logic [5:0] overwrittendest_phys2,
40
41    input logic [4:0] destihold,
42    input logic [4:0] destihold2,
43    input logic [3:0] retire_rob [0:1],
44    input logic [3:0] clear_rs [0:2]
45
46 );
47
48
49 logic [6:0] finopcode1;
50 logic [6:0] finopcode2;
51 logic finregWrite1;
52 logic finregWrite2;
53 logic [2:0] finaluOp1;
```

```

54 logic [2:0] finaluOp2;
55 logic finaluSrc1;
56 logic finaluSrc2;
57 logic finmemWrite1;
58 logic finmemWrite2;
59 logic finmemRead1;
60 logic finmemRead2;
61 logic finmemtoReg1;
62 logic finmemtoReg2;
63 logic signed [31:0] finimm1;
64 logic signed [31:0] finimm2;
65
66 // Buffer all the docode signals once so that they align with the correct renamed
physical registers
67 always_ff @(posedge clk) begin
68     finregWrite1 <= regWrite1;
69     finregWrite2 <= regWrite2;
70     finaluOp1 <= aluOp1;
71     finaluOp2 <= aluOp2;
72     finaluSrc1 <= aluSrc1;
73     finaluSrc2 <= aluSrc2;
74     finmemWrite1 <= memWrite1;
75     finmemWrite2 <= memWrite2;
76     finmemRead1 <= memRead1;
77     finmemRead2 <= memRead2;
78     finmemtoReg1 <= memtoReg1;
79     finmemtoReg2 <= memtoReg2;
80     finimm1 <= imm1;
81     finimm2 <= imm2;
82 end
83
84 logic [6:0] finfinopcode1;
85 logic [6:0] finfinopcode2;
86
87 always_ff @(posedge clk) begin
88     finfinopcode1 <= finopcode1;
89     finfinopcode2 <= finopcode2;
90 end
91
92
93 logic [15:0] row_index = 0;
94 logic [15:0] new_rs = 0;
95
96 logic [9:0] clk_counter = 0;
97
98 logic [1:0] funcunit1 = 2'b0;
99 logic [1:0] funcunit2 = 2'b0;
100 logic [5:0] ROBnumber1 = 0;
101 logic [5:0] ROBnumber2 = 0; // 5'b1;
102
103
104
105 logic newready_src1_instr;
106 logic newready_src2_instr;
107 logic newready_src1_instr2;
108 logic newready_src2_instr2;

```



```

164     newready_src2_instr2 = readyregs[src2_phys2];
165
166     if (finaluOp1 !== 3'bxxx) begin
167         //$display("dispatchopcode1: %b", dispatchopcode1);
168         //$display("opcode2: %b", opcode2);
169         //$display("dest_phys: %b", dest_phys);
170         //$display("dest_phys2: %b", dest_phys2);
171
172         /*
173         $display("dispatch %0t: ready_src1_instr: %b", $time, newready_src1_instr);
174         $display("dispatch %0t: ready_src2_instr: %b", $time, newready_src2_instr);
175         $display("dispatch %0t: ready_src1_instr2: %b", $time, newready_src1_instr2);
176         $display("dispatch %0t: ready_src2_instr2: %b", $time, newready_src2_instr2);
177
178         $display("dispatch %0t: src1_phys: %b", $time, src1_phys);
179         $display("dispatch %0t: src2_phys: %b", $time, src2_phys);
180         $display("dispatch %0t: src1_phys2: %b", $time, src1_phys2);
181         $display("dispatch %0t: src2_phys2: %b", $time, src2_phys2);
182         $display("dispatch %0t: readyregs: %b", $time, readyregs);
183         */
184
185
186         //Code to reset row index if you get to the end of the reservation station
187         if (row_index == 4'b10000) begin
188             row_index = 4'b0000;
189         end
190
191         // Useful for debugging, places x between each separate element of reservation station
192         //rs_array[row_index] = {ROBNumber1,1'bx,funcunit1,1'bx,finimm1,1'bx,finmemtoReg1,1'bx,
193         finmemRead1,1'bx,finmemWrite1,1'bx,finaluSrc1,1'bx,finaluOp1,1'bx,finregWrite1,1'bx,
194         newready_src2_instr, 1'bx, src2_phys,1'bx,newready_src1_instr,1'bx,src1_phys,1'bx,dest_phys,
195         1'bx,dispatchopcode1,1'b1};
196
197         //rs_array[row_index+1] = {ROBNumber2,1'bx,funcunit2,1'bx,finimm2,1'bx,finmemtoReg2,1'bx,
198         finmemRead2,1'bx,finmemWrite2,1'bx,finaluSrc2,1'bx,finaluOp2,1'bx,finregWrite2,1'bx,
199         newready_src2_instr2, 1'bx, src2_phys2,1'bx,newready_src1_instr2,1'bx,src1_phys2,1'bx,
200         dest_phys2,1'bx,opcode2,1'b1};
201
202         rs_array[row_index] = {ROBNumber1,funcunit1,finimm1,finmemtoReg1,finmemRead1,finmemWrite1,
203         finaluSrc1,finaluOp1,finregWrite1, newready_src2_instr, src2_phys,newready_src1_instr,
204         src1_phys,dest_phys,dispatchopcode1,1'b1};
205
206         rs_array[row_index+1] = {ROBNumber2,funcunit2,finimm2,finmemtoReg2,finmemRead2,finmemWrite2,
207         finaluSrc2,finaluOp2,finregWrite2, newready_src2_instr2, src2_phys2,newready_src1_instr2,
208         src1_phys2,dest_phys2,opcode2,1'b1};
209
210         //rs_array[new_rs] = {ROBNumber1,1'bx,funcunit1,1'bx,finimm1,1'bx,finmemtoReg1,1'bx,
211         finmemRead1,1'bx,finmemWrite1,1'bx,finaluSrc1,1'bx,finaluOp1,1'bx,finregWrite1,1'bx,
212         newready_src2_instr, 1'bx, src2_phys,1'bx,newready_src1_instr,1'bx,src1_phys,1'bx,dest_phys,
213         1'bx,dispatchopcode1,1'b1};
214
215         //rs_array[new_rs+ 1] = {ROBNumber2,1'bx,funcunit2,1'bx,finimm2,1'bx,finmemtoReg2,1'bx,
216         finmemRead2,1'bx,finmemWrite2,1'bx,finaluSrc2,1'bx,finaluOp2,1'bx,finregWrite2,1'bx,
217         newready_src2_instr2, 1'bx, src2_phys2,1'bx,newready_src1_instr2,1'bx,src1_phys2,1'bx,
218         dest_phys2,1'bx,opcode2,1'b1};
219
220         rob[row_index] = {complete_array[row_index],destihold,overwrittendest_phys1,dest_phys,1'b1};
221
222

```

```
207 rob[row_index+1] = {complete_array[row_index+1'b1],destihold2,overwrittendest_phys2,
208 dest_phys2,1'b1};
209 ROBnumber1 = ROBnumber1 + 1'b1;
210
211 ROBnumber2 = ROBnumber2 + 1'b1;
212
213 row_index = row_index + 2'b10;
214
215 end
216
217 end
218
219 endmodule
220
221
```

Appendix VII - Fire2.sv file

```
1
2 module Fire2 (
3     input logic clk,
4     input logic [84:0] rs_array [0:15],
5     input logic [18:0] rob [0:15],
6     output logic [31:0] physregisters [63:0]= '{default:32'h0},
7     output logic [15:0] complete_array, // = '{default:1'b0},
8     output logic [15:0] store_complete_array = '{default:1'b0},
9
10    output logic [31:0] store_address,
11    output logic [31:0] store_value,
12    output logic [31:0] load_address,
13
14    input logic [31:0] memory [0:1023],
15    output logic [3:0] clear_rs [0:2]
16 );
17
18 reg [7:0] mem_actual [0:255];          // Temporary memory to store data
19
20 parameter NUM_PHYSICAL_REGISTERS = 64; // Adjust based on your architecture
21
22 logic src1_ready;
23 logic src2_ready;
24
25 logic [0:3] clearval;
26 logic fu3_src1;
27 logic fu3_src2;
28 logic fu3_dest;
29 logic fu3_imm;
30
31 logic all_units_busy;
32 logic fu1_busy;
33 logic fu2_busy;
34 logic fu3_busy;
35
36
37 logic [2:0] countfinal;
38
39 logic [64-1:0] regfreedfire = '0;
40 logic [4:0] clearcount = 5'b0;
41
42 always_ff @(posedge clk) begin
43     complete_array = {default:1'b0};
44
45     // Display statemetns for physical register file
46     $display("Value at physregisters0: %b", physregisters[0]);
47     $display("Value at physregisters1: %b", physregisters[1]);
48     $display("Value at physregisters2: %b", physregisters[2]);
49     $display("Value at physregisters3: %b", physregisters[3]);
50     $display("Value at physregisters4: %b", physregisters[4]);
51     $display("Value at physregisters5: %b", physregisters[5]);
52     $display("Value at physregisters6: %b", physregisters[6]);
53     $display("Value at physregisters7: %b", physregisters[7]);
```

```

54 $display("Value at physregisters8: %b", physregisters[8]);
55 $display("Value at physregisters9: %b", physregisters[9]);
56 $display("Value at physregisters10: %b", physregisters[10]);
57 $display("Value at physregisters11: %b", physregisters[11]);
58 $display("Value at physregisters12: %b", physregisters[12]);
59 $display("Value at physregisters13: %b", physregisters[13]);
60 $display("Value at physregisters14: %b", physregisters[14]);
61
62 /*
63 // Display statemetns for important memory values
64 $display("memory[0]: %b", memory[0]);
65 $display("memory[16]: %b", memory[16]);
66 $display("memory[24]: %b", memory[24]);
67 */
68
69 fu1_busy = 0;
70 fu2_busy = 0;
71 fu3_busy = 0;
72 countfinal = 0;
73     all_units_busy = (fu1_busy && fu2_busy && fu3_busy);
74
75     for (int i = 0; i < 16; i++) begin
76
77         all_units_busy = (fu1_busy && fu2_busy && fu3_busy);
78
79         if (!all_units_busy) begin
80
81             src1_ready = rs_array[i][20];
82             src2_ready = rs_array[i][27];
83
84             if ((src1_ready && src2_ready) || ((regfreedfire[rs_array[i][19:14]] == 1'b1) &&
(regfreedfire[rs_array[i][26:21]] == 1'b1))) begin
85
86                 if (countfinal < 2'b10) begin
87
88                     if ((rs_array[i][7:1] == 7'b0010011) || (rs_array[i][7:1] == 7'b0110011)) begin
89
90                         // ADDI (I) type instructions
91                         if (rs_array[i][7:1] == 7'b0010011) begin
92                             //ADDI
93
94                             if(rs_array[i][31:29] == 3'b000) begin
95                                 physregisters[rs_array[i][13:8]] <= physregisters[rs_array[i][19:14]] +
rs_array[i][67:36];
96
97                                 end
98                                 //ANDI
99                                 if(rs_array[i][31:29] == 3'b111) begin
100                                     physregisters[rs_array[i][13:8]] <= physregisters[rs_array[i][19:14]] &
rs_array[i][67:36];
101                                     end
102                                 end
103
104                                 // ADD (R) type instructions
105                                 if (rs_array[i][7:1] == 7'b0110011) begin
106                                     //ADD
107                                     if(rs_array[i][31:29] == 3'b000) begin

```

```

108         physregisters[rs_array[i][13:8]] <= physregisters[rs_array[i][19:14]] +
physregisters[rs_array[i][26:21]];
109         end
110         //SUB
111         if(rs_array[i][31:29] == 3'b001) begin
112             physregisters[rs_array[i][13:8]] <= physregisters[rs_array[i][19:14]] -
physregisters[rs_array[i][26:21]];
113         end
114
115         //XOR
116         if(rs_array[i][31:29] == 3'b100) begin
117             physregisters[rs_array[i][13:8]] <= physregisters[rs_array[i][19:14]] ^
physregisters[rs_array[i][26:21]];
118         end
119         //SRA
120         if(rs_array[i][31:29] == 3'b101) begin
121             physregisters[rs_array[i][13:8]] <= physregisters[rs_array[i][19:14]] >>>
physregisters[rs_array[i][26:21]];
122         end
123
124         end
125     if(countfinal == 0 ) begin
126         clear_rs[0] = i;
127     end
128     if (countfinal == 1) begin
129         clear_rs[1] = i;
130     end
131
132     countfinal = countfinal + 1'b1;
133     regfreedfire[rs_array[i][13:8]] <= 1'b1;
134
135     complete_array[i] <= 1'b1;
136     end
137
138     fu1_busy = 1'b1;
139     end
140
141
142     // FU 3 for sw and lw instructions
143     if (!fu3_busy) begin
144         if (rs_array[i][7:1] == 7'b0100011 || rs_array[i][7:1] == 7'b0000011) begin
145             // SW
146             if(rs_array[i][7:1] == 7'b0100011) begin
147                 memory[physregisters[rs_array[i][19:14]] + rs_array[i][67:36]] <=
physregisters[rs_array[i][26:21]];
148             end
149             //LW
150             if(rs_array[i][7:1] == 7'b0000011) begin
151                 load_address <= physregisters[rs_array[i][19:14]] + rs_array[i][67:36];
152                 physregisters[rs_array[i][13:8]] <= memory[physregisters[rs_array[i][19:14]] +
rs_array[i][67:36]];
153             end
154         end
155         clear_rs[2] = i;
156         fu3_busy = 1'b1;
157
158         complete_array[i] <= 1'b1;

```

```
159     store_complete_array[i] <= 1'b1;
160     regfreedfire[rs_array[i][13:8]] <= 1'b1;
161     end
162
163     end
164
165     end
166     end
167     end
168 end
169
170 endmodule
```

Appendix VIII - Retire2.sv file

```
1
2 module Retire2 (
3     input logic clk,
4     input logic [18:0] rob [0:15],
5     input logic [31:0] physregisters [63:0],
6     output logic [31:0] regfile [0:31] = '{default:1'b0},
7     input logic [15:0] complete_array,
8     input logic [31:0] store_address,
9     input logic [31:0] store_value,
10    input logic [31:0] load_address,
11    input logic [15:0] store_complete_array = '{default:1'b0},
12    output logic [31:0] memory [0:1023],
13    output logic [3:0] retire_rob [0:1],
14    output logic [5:0] free_regs [0:1]
15 );
16
17 logic [3:0] val = 3'b0;
18 logic [15:0] checkcompleted = '0;
19 logic [15:0] storeloadcheckcompleted = '0;
20 logic [2:0] countretire = 2'b0;
21
22     always_ff @(posedge clk) begin
23
24 val = 3'b000;
25
26 countretire = 2'b00;
27
28 for (int i = 0; i < 16; i++) begin
29
30 if (complete_array[i] == 1) begin
31
32 if ((checkcompleted[i] != 1'b1) && (countretire < 2'b10) ) begin
33     regfile[rob[i][17:13]] <= physregisters[rob[i][6:1]];
34
35     retire_rob[val] <= i;
36
37     free_regs[val] = rob[i][12:7];
38
39     val = val + 3'b001;
40     checkcompleted[i] = 1'b1;
41     countretire = countretire+2'b01;
42
43 end
44 end
45 end
46
47
48 for (int i = 0; i < 16; i++) begin
49
50 if (store_complete_array[i] == 1) begin
51
52     if (storeloadcheckcompleted[i] != 1'b1) begin
```



```

54         storeloadcheckcompleted[i] <= 1'b1;
55     end
56 end
57 end
58
59 // Display statements for architectural register file
60 $display("Register File 0 (x0): %b", regfile[0]);
61 $display("Register File 1 (x1): %b", regfile[1]);
62 $display("Register File 2 (x2): %b", regfile[2]);
63 $display("Register File 3 (x3): %b", regfile[3]);
64 $display("Register File 4 (x4): %b", regfile[4]);
65 $display("Register File 5 (x5): %b", regfile[5]);
66 $display("Register File 6 (x6): %b", regfile[6]);
67 $display("Register File 7 (x7): %b", regfile[7]);
68 $display("Register File 8 (x8): %b", regfile[8]);
69 $display("Register File 9 (x9): %b", regfile[9]);
70 $display("Register File 10 (x10): %b", regfile[10]);
71 $display("Register File 11 (x11): %b", regfile[11]);
72 $display("Register File 12 (x12): %b", regfile[12]);
73
74
75 //$display("memory[0]: %b", memory[0]);
76 //$display("memory[16]: %b", memory[16]);
77 //$display("memory[24]: %b", memory[24]);
78
79 end
80
81 endmodule

```