



Block Diagram of S905X_2PCS_DDR4



MainBoard		Drawn by:	
Document Number		Drawn Date:	
S905X_2PCS_DDR4		See D	Checked by: <Checked>
File		Rev V0.1	Checked date: <checked date>
Date:		Sheet 1	of 11


Power Tree :















Page index

00	Power Block Diagram
01	Block diagram of MBX
P01	POWER
P02	CPU
P03	DDR4
P04	eMMC
P05	Ethernet
P06	USB&CARD&KEY
P07	WIFI&BT
P08	HDMI&CVBS
P09	Audio

Power On Sequence :



MainBoard		Drawn by:	
Document Number		Drawn Date:	
8805X_2PC6_DDR4		See D	Checked by: <Circled>
File		Rev V01	Checked Date:
Power Block Diagram		Sheet 2	of 11
Date:			



MainBoard				Drawn by:
Document Number: 9805X_2P08_DDR4				Drawn Date:
File: Power		Rev: V01	Checked by: < needed >	Checked Date: < needed >
Date:	Sheet	3	of	11

CPU U1A Power

CPU Reset

2U2
SGM809-RXN3L/TR

VIN RESET_N





2C20
0.1 uF
4D402

2R4
100K (NC)
R0402

SGM809-RXN3L/TR


CPU_RST

GND GND




1	HW ID	0	1	2	3	4	5	6	7	8	9	10	11	12
	HW_VS ADC Value	0	85	167	248	334	420	512	603	689	775	856	938	1023
	pullup	X	01K	82K	75K	88K	58K	47K	39K	33K	24K	16K	8.2K	100K
	pull-down		100K	8.2K	16K	24K	33K	39K	47K	56K	68K	75K	82K	91K
2	Version	Reserved				14								


CPU U1C




BGA368_0P65



SPI NOR FLASH



External eMMC module




Power ON Config

NAND_CLE

1 boot from NAND/eMMC

0 boot from SPI (Default)



VDDIO_BOOT

High performance,eMMC IO use 1.8V,run SDR200 mode

BOM list :

solder 4R22/1U7/1C2/1C11/4R15

NC 4R21


Low performance,eMMC IO use 3.3V,run DDR52 mode

BOM list :


solder 4R21

NC 4R22/1U7/1C2/1C11/4R15





MainBoard			Drawn by:
Document Number	See	0	Drawn Date:
9805X_2PC8_DDR4	Rev	V01	Checked by:
FLASH	Rev	V01	<C need>
Date:	Sheet	6	of 11



ETHERNET



POE




MainBoard		Drawn by:	
Document Number		Drawn Date:	
S905X_2PCS_DDR4		Size	Checked by:
Title		Rev	<Checked>
Ethernet		V01	checked date
Date:		Sheet	7 of 11

U1-E
GXL_S905X




--	--

AP6181/RTL8189ETV WIFI ONLY
AP6212/RTL8723BS WIFI+BT
AP6330 WIFI+BT+FM
AP6335 WIFI+BT+FM (SDIO 3.0)






To RTL8723DU






MainBoard			Drawn by:	
			Drawn Date:	
Document Number: S905X_2PC8_DDR4		Size	Checked by: ◀Circled▶	
File		Rev		
WIFI&BT		V01	Checked Date: ◀Circled date▶	
Date:		Sheet	9	of 11

U1-G	GXL_S905X	LIB VER:2016-11-30
		AVDD18_HPPLL
		HPLL_CEXT
		DVSS100
		VDDIO_HZ
		GPIOH_0_(HDMIHPDD_(I0_D_5V))
		GPIOH_1_(HDMISDA_(I0_D_5V))
		GPIOH_2_(HDMISCL_(I0_D_5V))
		GPIOH_3_(I0_D_5V))
		GPIOH_4_(SPDIF_0_UT_/_/SPDIF_IN)
		GPIOH_5
		GPIOH_6_(UTAG_TCK_/_I2S_AM_CLK_/_/TSIN_
		GPIOH_7_(UTAG_TMS_/_/BS_AO_CLK_OUT_/_/T
		GPIOH_8_(UTAG_TD_/_/I2S_LR_CLK_OUT_/_/T
		GPIOH_9_(UTAG_TD_/_/I2SOUT_C001_/_/TSIN
		AVDD0V9_HDMITX
		AVDD33_HDMITX
		AVDD18_HDMITX
		HDMI_CEXT
		HDMI_REXT
		DVSS101
		DVSS102
		DVSS103
		HDMITX_CKP
		HDMITX_CKN
		HDMITX_0P
		HDMITX_0N
		HDMITX_1P
		HDMITX_1N
		HDMITX_2P
		HDMITX_2N
		AVDD18_CVBS
		CVBS_COAMP
		CVBS_VREF
		CVBS_RSET
		CVBS_IOUT
		AVSS_CVBS


HDMI output



**Do not delete 9Q2(avoid inverse current)
and 9R2/9R1(voltage match)**



MainBoard		Drawn by:	
		Drawn Date:	
Docu ment Number: 8S05X_2PC8_DDR4		Size D	Checked by: «C h e c k e d »
Title HDMI output		Rev V01	Checked Date: c h e c k e d d a t e
Date:		Sheet	10 of 11



MainBoard		Drawn by:	
Document Number:		Drawn Date:	
S905X_2PCS_DDR4		Size	Checked by:
		D	<Created>
Title		Rev	checked date:
Audio		V01	checked date
Date:		Sheet	11 of 11