

## 1. Description


### 1.1. Project

Project Name	car
Board Name	custom
Generated with:	STM32CubeMX 5.6.1
Date	04/28/2020

### 1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F407/417
MCU name	STM32F407VETx
MCU Package	LQFP100
MCU Pin number	100

## 2. Pinout Configuration




### 3. Pins Configuration

Pin Number LQFP100	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
6	VBAT	Power		
8	PC14-OSC32_IN	I/O	RCC_OSC32_IN	
9	PC15-OSC32_OUT	I/O	RCC_OSC32_OUT	
10	VSS	Power		
11	VDD	Power		
12	PH0-OSC_IN	I/O	RCC_OSC_IN	
13	PH1-OSC_OUT	I/O	RCC_OSC_OUT	
14	NRST	Reset		
19	VDD	Power		
20	VSSA	Power		
21	VREF+	Power		
22	VDDA	Power		
23	PA0-WKUP	I/O	TIM2_CH1	
25	PA2	I/O	ADC2_IN2	
27	VSS	Power		
28	VDD	Power		
31	PA6	I/O	TIM3_CH1	
32	PA7	I/O	TIM3_CH2	
36	PB1 *	I/O	GPIO_Input	
37	PB2 *	I/O	GPIO_Input	
38	PE7 *	I/O	GPIO_Input	
39	PE8 *	I/O	GPIO_Input	
40	PE9 *	I/O	GPIO_Input	
41	PE10 *	I/O	GPIO_Output	
42	PE11 *	I/O	GPIO_Output	
43	PE12 *	I/O	GPIO_Output	
44	PE13 *	I/O	GPIO_Output	
49	VCAP_1	Power		
50	VDD	Power		
63	PC6	I/O	TIM8_CH1	
64	PC7	I/O	TIM8_CH2	
67	PA8	I/O	TIM1_CH1	
68	PA9	I/O	TIM1_CH2	
72	PA13	I/O	SYS_JTMS-SWDIO	
73	VCAP_2	Power		
74	VSS	Power		

Pin Number LQFP100	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
75	VDD	Power		
76	PA14	I/O	SYS_JTCK-SWCLK	
92	PB6	I/O	USART1_TX	
93	PB7	I/O	USART1_RX	
94	BOOT0	Boot		
99	VSS	Power		
100	VDD	Power		

\* The pin is affected with an I/O function

## 4. Clock Tree Configuration



## 5. Software Project

### 5.1. Project Settings

Name	Value
Project Name	car
Project Folder	D:\carr\git
Toolchain / IDE	MDK-ARM V5
Firmware Package Name and Version	STM32Cube FW_F4 V1.25.0

### 5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	Yes
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No

## 6. Power Consumption Calculator report

### 6.1. Microcontroller Selection

Series	STM32F4
Line	STM32F407/417
MCU	STM32F407VETx
Datasheet	022152_Rev8

### 6.2. Parameter Selection

Temperature	25
Vdd	3.3

### 6.3. Battery Selection

Battery	Li-SOCL2(A3400)
Capacity	3400.0 mAh
Self Discharge	0.08 %/month
Nominal Voltage	3.6 V
Max Cont Current	100.0 mA
Max Pulse Current	200.0 mA
Cells in series	1
Cells in parallel	1

### 6.4. Sequence


<b>Step</b>	Step1	Step2
<b>Mode</b>	RUN	STOP
<b>Vdd</b>	3.3	3.3
<b>Voltage Source</b>	Battery	Battery
<b>Range</b>	Scale1-High	No Scale
<b>Fetch Type</b>	FLASH	n/a
<b>CPU Frequency</b>	168 MHz	0 Hz
<b>Clock Configuration</b>	HSE PLL	Regulator LP Flash-PwrDwn
<b>Clock Source Frequency</b>	4 MHz	0 Hz
<b>Peripherals</b>		
<b>Additional Cons.</b>	0 mA	0 mA
<b>Average Current</b>	46 mA	280 $\mu$ A
<b>Duration</b>	0.1 ms	0.9 ms
<b>DMIPS</b>	210.0	0.0
<b>Ta Max</b>	98.47	104.96
<b>Category</b>	In DS Table	In DS Table

## 6.5. RESULTS

Sequence Time	1 ms	Average Current	4.85 mA
Battery Life	29 days, 4 hours	Average DMIPS	210.0 DMIPS

## 6.6. Chart





## 7. IPs and Middleware Configuration

### 7.1. ADC2

mode: IN2

#### 7.1.1. Parameter Settings:

##### ADCs\_Common\_Settings:

Mode Independent mode

##### ADC\_Settings:

Clock Prescaler

**PCLK2 divided by 8 \***

Resolution

**8 bits (11 ADC Clock cycles) \***

Data Alignment

Right alignment

Scan Conversion Mode

Disabled

Continuous Conversion Mode

Disabled

Discontinuous Conversion Mode

Disabled

DMA Continuous Requests

Disabled

End Of Conversion Selection

EOC flag at the end of single channel conversion

##### ADC\_Regular\_ConversionMode:

Number Of Conversion

1

External Trigger Conversion Source

Regular Conversion launched by software

External Trigger Conversion Edge

None

Rank

1

Channel

Channel 2

Sampling Time

3 Cycles

##### ADC\_Injected\_ConversionMode:

Number Of Conversions

0

##### WatchDog:

Enable Analog WatchDog Mode

false

### 7.2. GPIO

### 7.3. RCC

High Speed Clock (HSE): Crystal/Ceramic Resonator

Low Speed Clock (LSE) : Crystal/Ceramic Resonator

#### 7.3.1. Parameter Settings:

##### System Parameters:

VDD voltage (V)	3.3
Instruction Cache	Enabled
Prefetch Buffer	Enabled
Data Cache	Enabled
Flash Latency(WS)	5 WS (6 CPU cycle)

#### RCC Parameters:

HSI Calibration Value	16
HSE Startup Timeout Value (ms)	100
LSE Startup Timeout Value (ms)	5000

#### Power Parameters:

Power Regulator Voltage Scale	Power Regulator Voltage Scale 1
-------------------------------	---------------------------------

## 7.4. SYS

### Debug: Serial Wire

Timebase Source: SysTick

## 7.5. TIM1

### Combined Channels: Encoder Mode

#### 7.5.1. Parameter Settings:

##### Counter Settings:

Prescaler (PSC - 16 bits value)	3 *
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	0
Internal Clock Division (CKD)	No Division
Repetition Counter (RCR - 8 bits value)	0
auto-reload preload	Disable

##### Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)

##### Encoder:

Encoder Mode	Encoder Mode TI1 and TI2 *
____ Parameters for Channel 1 ____	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0
____ Parameters for Channel 2 ____	

Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0

## 7.6. TIM2

**Clock Source : Internal Clock**

**Channel1: PWM Generation CH1**

### 7.6.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	<b>1999 *</b>
Counter Mode	Up
Counter Period (AutoReload Register - 32 bits value )	<b>839 *</b>
Internal Clock Division (CKD)	No Division
auto-reload preload	<b>Enable *</b>

#### Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)

#### PWM Generation Channel 1:

Mode	PWM mode 1
Pulse (32 bits value)	0
Output compare preload	Enable
Fast Mode	Disable
CH Polarity	High

## 7.7. TIM3

**Clock Source : Internal Clock**

**Channel1: PWM Generation CH1**

**Channel2: PWM Generation CH2**

### 7.7.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	<b>83 *</b>
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	<b>499 *</b>

Internal Clock Division (CKD)	No Division
auto-reload preload	<b>Enable *</b>
<b>Trigger Output (TRGO) Parameters:</b>	
Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)
<b>PWM Generation Channel 1:</b>	
Mode	PWM mode 1
Pulse (16 bits value)	0
Output compare preload	Enable
Fast Mode	Disable
CH Polarity	High
<b>PWM Generation Channel 2:</b>	
Mode	PWM mode 1
Pulse (16 bits value)	0
Output compare preload	Enable
Fast Mode	Disable
CH Polarity	High

## 7.8. TIM4

**Clock Source : Internal Clock**

### 7.8.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	<b>3 *</b>
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	<b>1679 *</b>
Internal Clock Division (CKD)	No Division
auto-reload preload	<b>Enable *</b>
<b>Trigger Output (TRGO) Parameters:</b>	
Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)

## 7.9. TIM7

**mode: Activated**

### 7.9.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	19 *
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	2099 *
auto-reload preload	Enable *

#### Trigger Output (TRGO) Parameters:

Trigger Event Selection	Reset (UG bit from TIMx_EGR)
-------------------------	------------------------------

## 7.10. TIM8

### Combined Channels: Encoder Mode

#### 7.10.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	3 *
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	0
Internal Clock Division (CKD)	No Division
Repetition Counter (RCR - 8 bits value)	0
auto-reload preload	Disable

#### Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)

#### Encoder:

Encoder Mode	Encoder Mode TI1 and TI2 *
____ Parameters for Channel 1 ____	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0
____ Parameters for Channel 2 ____	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0

## 7.11. USART1

**Mode: Asynchronous**

### 7.11.1. Parameter Settings:

**Basic Parameters:**

Baud Rate	115200
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

**Advanced Parameters:**

Data Direction	Receive and Transmit
Over Sampling	16 Samples

\* User modified value

## 8. System Configuration

### 8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ADC2	PA2	ADC2_IN2	Analog mode	No pull-up and no pull-down	n/a	
RCC	PC14-OSC32_IN	RCC_OSC32_IN	n/a	n/a	n/a	
	PC15-OSC32_OUT	RCC_OSC32_OUT	n/a	n/a	n/a	
	PH0-OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	
	PH1-OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	
SYS	PA13	SYS_JTMS-SWDIO	n/a	n/a	n/a	
	PA14	SYS_JTCK-SWCLK	n/a	n/a	n/a	
TIM1	PA8	TIM1_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA9	TIM1_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM2	PA0-WKUP	TIM2_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM3	PA6	TIM3_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA7	TIM3_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM8	PC6	TIM8_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PC7	TIM8_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
USART1	PB6	USART1_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PB7	USART1_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
GPIO	PB1	GPIO_Input	Input mode	<b>Pull-down *</b>	n/a	
	PB2	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	
	PE7	GPIO_Input	Input mode	<b>Pull-down *</b>	n/a	
	PE8	GPIO_Input	Input mode	<b>Pull-down *</b>	n/a	
	PE9	GPIO_Input	Input mode	<b>Pull-down *</b>	n/a	
	PE10	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PE11	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Medium *	
	PE12	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PE13	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	



## **8.2. DMA configuration**

nothing configured in DMA service

### 8.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	0	0
System tick timer	true	0	0
ADC1, ADC2 and ADC3 global interrupts	true	0	0
TIM4 global interrupt	true	1	0
USART1 global interrupt	true	0	0
TIM7 global interrupt	true	2	0
PVD interrupt through EXTI line 16	unused		
Flash global interrupt	unused		
RCC global interrupt	unused		
TIM1 break interrupt and TIM9 global interrupt	unused		
TIM1 update interrupt and TIM10 global interrupt	unused		
TIM1 trigger and commutation interrupts and TIM11 global interrupt	unused		
TIM1 capture compare interrupt	unused		
TIM2 global interrupt	unused		
TIM3 global interrupt	unused		
TIM8 break interrupt and TIM12 global interrupt	unused		
TIM8 update interrupt and TIM13 global interrupt	unused		
TIM8 trigger and commutation interrupts and TIM14 global interrupt	unused		
TIM8 capture compare interrupt	unused		
FPU global interrupt	unused		

\* User modified value

## 9. Predefined Views - Category view : Current

### Middleware

#### System Core

#### Analog

#### Timers


#### Connectivity

#### Multimedia

#### Security

#### Computing

DMA

ADC2 

TIM1 

USART1 

GPIO 

TIM2 

NVIC 

TIM3 

RCC 

TIM4 

SYS 

TIM7 

TIM8 

## ***10. Software Pack Report***