# [Microprocessor Applications] Introduction to Microprocessor

Chester Sungchung Park
SoC Design Lab, Konkuk University

Webpage: <a href="http://soclab.konkuk.ac.kr">http://soclab.konkuk.ac.kr</a>




### **Outline**

- Microprocessors
- ☐ Instruction Set Architecture (ISA)
- Microarchitecture

# Computer

- ☐ What is a computer?
  - One that computes; specifically, a programmable electronic device that can store, retrieve and process data (Merriam-Webster Dictionary)
  - A machine that manipulates data according to a list of instructions (Wikipedia)
- ☐ Classification (power, price)
  - Supercomputers (e.g., Deep Blue)
  - Mainframes (e.g., IBM4381)
  - Personal computers
  - (Embedded) microcontrollers (e.g., AVR, PIC)




## **Personal Computers**


- ☐ Any general-purpose computer intended to be operated directly by an end user
- ☐ Contains a processor called differently
  - Microprocessor: integrated on a single chip
  - Central Processing Unit (CPU)
  - Microprocessor Unit (MPU): similar to CPU




- □ A computer processor which incorporates the functions of a computer's CPU on a single integrated circuit (IC) (Wikipedia)
- ☐ Consists of datapath, controller and buses









#### □ Datapath






#### □ Controller




#### ☐ On-chip bus






#### Microcontroller

- □ Embedded system, a special-purpose computer system designed to perform one or a few dedicated functions (often with real-time)
  - Also called Microcontroller Unit (MCU)
- ☐ MCU = MPU + memory + IO peripherals
  - Plus support devices such as timers, A/D converters etc.



#### Microcontroller


☐ Example: Kinetis Kx2






#### Microcontroller

☐ Example: temperature sensing system



# **Memory Wall**

☐ Performance gap between processor and memory



# **Memory Hierarchy**

~1kB

~100kB

~1MB

~10MB

~10GB

~1TB

Capacity

Register File

Level 1 Cache

Level 2 Gache

Level 3 Cache

Main Memory

Hard Drive

~1ns

~5ns

~10ns

~20ns


~100ns

~10ms

**Access Time** 

### **Cache Memories**

☐ Cache with write-back



On reference to Mem[X]: Look for X among tags...

HIT: X == TAG(i), for some cache line i

Read: return DATA(i)


Write: change DATA(i); Start write to Mem[X] D(i)=1


MISS: X not found in TAG of any cache line

- Replacement selection:
  - Select some line k to hold Mem[X]
  - If D(k) == 1 (Write back) Write DATA(k) to Mem[TAG(k)]
- Read: Read Mem[X]; Set TAG(k) = X, DATA(k) = Mem[X] D(k)=0
- Write: Start write to Mem[X] D(k)=1
  - >Set TAG(k) = X, DATA(k) = new Mem[X]




# I/O Peripherals






## **Evolution of Microprocessors**



Source: Intel



## **Evolution of Microprocessors**



- ☐ Determines microprocessor architecture
  - E.g., IA32 (x86), IA64, ARM, PowerPC, SPARC, ...
- □ Programs written for one processor can run on any other processor of the same ISA

Instruction	Usaç	ge
Load upper immediate	lui	rt,imm
Add	add	rd,rs,rt
Subtract	sub	rd,rs,rt
Set less than	slt	rd,rs,rt
Add immediate	addi	rt,rs,imm
Set less than immediate	slti	rt,rs,imm
AND	and	rd,rs,rt
OR	or	rd,rs,rt
XOR	xor	rd,rs,rt
NOR	nor	rd,rs,rt
AND immediate	andi	rt,rs,imm
OR immediate	ori	rt,rs,imm
XOR immediate	xori	rt,rs,imm
Load word	lw	rt,imm(rs)
Store word	SW	rt,imm(rs)
Jump	j	L
Jump register	jr	rs
Branch less than 0	bltz	rs,L
Branch equal	beq	rs,rt,L
Branch not equal	bne	rs,rt,L

Instruction	Usage
Move from Hi	mfhi rd
Move from Lo	mflo rd
Add unsigned	addu rd,rs,rt
Subtract unsigned	subu rd,rs,rt
Multiply	mult rs,rt
Multiply unsigned	multu rs,rt
Divide	div rs,rt
Divide unsigned	divu rs,rt
Add immediate unsigned	addiu rs,rt,imm
Shift left logical	sll rd,rt,sh
Shift right logical	srl rd,rt,sh
Shift right arithmetic	sra rd,rt,sh
Shift left logical variable	sllv rd,rt,rs
Shift right logical variable	srlv rd,rt,rs
Shift right arith variable	srav rd,rt,rs
Load byte	lb rt,imm(rs)
Load byte unsigned	lbu rt,imm(rs)
Store byte	sb rt,imm(rs)
Jump and link	jal L
System call	syscall

MiniMIPS instruction set




#### **Example:** Evaluating the expression $(a + b) \times (c - d)$

push a
push b
add
push d
push c
subtract
multiply


load a b b store t load c subtract d multiply t

load \$1,a
add \$1,b
load \$2,c
subtract \$2,d
multiply \$1,\$2



Zero-address

One-address



Two-address

#### ☐ High-level vs. low-level language

More abstract, machine-independent; More concrete, machine-specific, error-prone; easier to write, read, debug, or maintain harder to write, read, debug, or maintain Verv High-level Assembly Machine high-level language language language language statements instructions, instructions. objectives mne monic binary (hex) ssembler Interpreter Compiler or tasks Swap v[i] temp=v[i] \$2,\$5,\$5 add 00a51020 v[i]=v[i+1] and v[i+1]add \$2,\$2,\$2 00421020 v[i+1] = temp\$2,\$4,\$2 add 00821020 \$15,0(\$2) lw 8c620000 lw \$16,4(\$2) 8cf20004 \$16,0(\$2) acf20000 SW \$15,4(\$2) ac620004 SW jr \$31 03e00008 Mostly one-to-one One task = One statement = several instructions many statements



☐ Example: MiniMIPS

# High-level language program

```
Amax = A[0]
for(i = 1; i ≠ 4; i++)
if(Amax < A[i])
Amax = A[i];
```

# Low-level language program

```
$t0,0($s1)
       lw
       addi $t1,$zero,0
loop:
       add $t1,$t1,1
             $t1,$s2,done
       bea
       add
             $t2,$t1,$t1
       add
             $t2,$t2,$t2
       add
             $t2,$t2,$s1
             $t3,0($t2)
       lw
       slt
             $t4,$t0,$t3
             $t4,$zero,loop
       beg
       addi
             $t0,$t3,0
             loop
done:
```

#### Memory


А	A[0]
A+4	A[1]
A+8	A[2]
A+12	A[3]

#### Registers

\$t0	Amax
\$t1	i
\$t2	A+4i
\$t3	A[i]
\$t4	Amax <a[i]< td=""></a[i]<>
\$s1	А
\$s2	4


# Importance of S/W


☐ Spending on S/W outpacing H/W



# Importance of S/W

☐ Migration into S/W-centric design







### **Microarchitecture**


- □ A set of steps that a processor takes to execute a particular ISA
- Microarchitecture features
  - Cache memory
  - Pipelining
  - Out-of-Order execution
  - Superscalar issue

### **Microarchitecture**


#### □ w/o pipelining



#### □ w/ pipelining



#### **Microarchitecture**



#### Performance of Microarchitecture

CPU time = Instructions  $\times$  (Cycles per instruction)  $\times$  (Secs per cycle)

= Instructions × Average CPI / (Clock rate)

Instructions: Number of instructions executed, not number of

instructions in our program (dynamic count)


Average CPI: Is calculated based on the dynamic instruction mix

and knowledge of how many clock cycles are needed

to execute various instructions (or instruction classes)

Clock rate:  $1 \text{ GHz} = 10^9 \text{ cycles / s} \text{ (cycle time } 10^{-9} \text{ s} = 1 \text{ ns)}$ 

200 MHz =  $200 \times 10^6$  cycles / s (cycle time = 5 ns)



#### Performance of Microarchitecture

- ☐ CPU time affected by microarchitecture
  - More pipeline stages
    - ✓ Less work in each cycle means better clock rate
    - ✓ More dependencies means worse CPI
  - Superscalar issue & out-of-order execution
    - ✓ Parallel work means better CPI
    - ✓ More complexity can mean worse clock rate
- Whether CPU time improves or not depends on the trade-off between CPI and clock rate

### References

- ☐ Computer system srchitecture, MIT OCW 6.823, Arvind and J. Emer
- ☐ Introduction to microprocessors, Intel Lab, Y. Baida
- ☐ Computer architecture from microprocessors to supercomputer, Oxford University Press, B. Parhami