[SoC Design – Term Project] Accelerator for CNN

Chester Sungchung Park
SoC Design Lab, Konkuk University

Webpage: http://soclab.konkuk.ac.kr




Outline

- ☐ Hardware accelerator
- ☐ Convolution in CNN
 - AlexNet for ImageNet
- □ Design flow
- ☐ Design constraints
- Evaluation
- Submission
- Presentation
- □ Appendix

Convolutional Neural Networks (CNN)

☐ Example: AlexNet for ImageNet

Sample Image





ImageNet (Input Images)






















System-on-a Design LAB




Source: Y-H. Chen



Source: Y-H. Chen







□ Pseudo code

```
For (n = 0; n < N; n + +) Channel

For (c = 0; c < C; c + +) Filter

For (m = 0; m < M; m + +) of height

For (f = 0; f < F; f + +) of width


For (e = 0; e < E; e + +) f width

For (r = 0; r < R; r + +) f width

of [e][f][m][n] + = if[r + e][s + f][c][n] \cdot f[r][s][c][m]

Feature map out Feature map in Filter
```

☐ AlexNet for ImageNet



☐ AlexNet for ImageNet (cont'd)

		Width (W/S)	Height (H/R)	# I-Ch (C)	# O-Ch (M)
Input Image		227	7	3	-
Filter	Layer 1	11		3	96
	Layer 2	5		48	256
	Layer 3	3	3	256	384
	Layer 4	3	3	192	384
	Layer 5	3	3	192	256
	Layer 6	6	6	256	4096
	Layer 7	1	1	4096	4096
	Layer 8	1	1	4096	1000


Reference Implementation

- ☐ Run the attached reference implementation as explained in the appendix
 - AlexNet with layer 3 in HW and the others in SW
 - No local reuse (NLR) chosen as dataflow




- ☐ For details of NLR, refer to the following paper
 - "Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural", C. Zhang et al., FPGA 2015

☐ Original algorithm




```
for (b = 0; b < B; b++) {
for (e = 0; e < E; e++) {
for (f = 0; f < F; f++) {
 for (m = 0; m < M; m++) {
  for (c = 0; c < C; c++) {
  for (r = 0; r < R; r++) {
   for (s = 0; s < S; S++) {
    O[b][m][e][f]+=
    W[m][c][r][s]*I[b][c][e+r][f+s];
B: No.of images
E: Output height
F: Output width
M: No.of filters
C: No. of features
R: Filter height
S: Filter width
```


☐ Loop tiling for NLR




```
for (b = 0; b < B; b += TB) {
for (e = 0; e < E; e += TE) {
 for (f = 0; f < F; f += TF) {
  for (m = 0; m < M; m += TM) {
   for (c = 0; c < C; c += TC) {
    Ibuf = I[b:b+TB-1][c:c+TC-1][e:e+TE+R-2][f:f+TF+S-2];
    Wbuf = W[m:m+TM-1][c:c+TC-1][0:R-1][0:S-1];
    for (r = 0; r < R; r++) {
     for (s = 0; s < S; s++) {
      for (tb = 0; tb+b < min(B,b+TB); tb++) {</pre>
       for (te = 0; te+e < min(E,e+TE); te++) {</pre>
        for (tf = 0; tf+f < min(F,f+TF); tf++) {
         for (tm = 0; tm < TM; tm++) {</pre>
           for (tc = 0; tc < TC; tc++) {
           wx[tm][tc] = Wbuf[tm][tc][r][s];
           ix[tc] = Ibuf[tb][tc][te+r][tf+s];
           ox[tm] = Obuf[tb][tm][te][tf];
           Obuf[tb][tm][te][tf] = wx[tm][tc]*ix[tc]+ox[tm];
   }}}}}
    O[b:b+TB-1][m:m+TM-1][e:e+TE-1][f:f+TF-1] = Obuf;
}}}
TB: Batch size
TE: Output height /tile
TF: Output width /tile
TM: No.of filters /tile
C: No.of features /tile
R: Filter height /tile
S: Filter width /tile
```


■ Memory hierarchy






□ Accelerator hardware






* Tc = 2, TM = 3











```
for (b = 0; b < B; b += TB) {
                                                            Acc No(
 for (e = 0; e < E; e += TE) {
                                                             Spad
                                     Outer-Pipeline
  for (f = 0; f < F; f += TF) {
                                                            Sys Bus
                                      (Inter-Pass)
                                                            Offchip
   for (m = 0; m < M; m += TM) {
    for (c = 0; c < C; c += TC) {
     Ibuf = I[b:b+TB-1][c:c+TC-1][e:e+TE+R-2][f:f+TF+S-2];
     Wbuf = W[m:m+TM-1][c:c+TC-1][0:R-1][0:S-1];
                                                                              RF
     for (r = 0; r < R; r++) {
                                                                            Acc NoC
      for (s = 0; s < S; s++) {
                                                                             Spad
                                                      Inner-Pipeline
       for (tb = 0; tb+b < min(B,b+TB); tb++) {</pre>
                                                                            Sys bus
                                                       (Intra-Pass)
        for (te = 0; te+e < min(E,e+TE); te++) {</pre>
         for (tf = 0; tf+f < min(F,f+TF); tf++) {</pre>
          for (tm = 0; tm < TM; tm++) {</pre>
                                                                               RF
           for (tc = 0; tc < TC; tc++) {
                                                                             ACC NOC
            wx[tm][tc] = Wbuf[tm][tc][r][s];
                                                                               Spad
                                                                 Unroll
            ix[tc] = Ibuf[tb][tc][te+r][tf+s];
                                                                              Sys Bus
            ox[tm] = Obuf[tb][tm][te][tf];
            Obuf[tb][tm][te][tf] = wx[tm][tc]*ix[tc]+ox[tm];
    O[b:b+TB-1][m:m+TM-1][e:e+TE-1][f:f+TF-1] = Obuf;
}}}
```


☐ Outer pipeline (inter-pass)




☐ Outer pipeline (inter-pass) (cont'd)



☐ Roofline model (revisited)



Available Hardware Blocks



Denoted as "hls23x" for layer x

* Tc = 2, TM = 3



Available Hardware Blocks

You're allowed to use whatever hardware blocks (even to use all the blocks) to improve the performance

Тс х Тм	3 x 4	2 x 8	8 x 2	2 x 4	4 x 2
L1	hls341	NA	NA	NA	NA
L2	NA	hls282	hls822	hls242	hls422
L3	NA	hls283	hls823	hls243	hls423
L4	NA	hls284	hls824	hls244	hls424
L5	NA	hls285	hls825	hls245	HIs425

Will be available in the course webpage soon

Design Flow

Vivado



SDK



ZYNQ/ZedBoard




Design Constraints

- □ You are allowed to modify only the following function where all the multiplyaccumulate (MAC) operations are implemented in HW
 - conv_hw
- ☐ You are not allowed to change anything outside the above function

```
*main.c 🛭
1140 void cnn_opt(short *ofmap, short *ifmap, int data_set)
117
                    // You are allowed to modify only the inside of this function
                    // From this line
                   int i = 0;
                    short *ofmap1 = (short *) calloc(E_C1*F_C1*M_C1*N_C1, sizeof(short)
                    short *ofmap2 = (short *) calloc(E_P1*F_P1*C_P1*N_P1, sizeof(short)
                    short *ofmap3 = (short *) calloc(E_C2*F_C2*M_C2*N_C2, sizeof(short
                    short *ofmap4 = (short *) calloc(E_P2*F_P2*C_P2*N_P2, sizeof(short
                    short *ofmap5 = (short *) calloc(E C3*F C3*M C3*N C3, sizeof(short));
                    short *ofmap6 = (short *) calloc(E_R1*F_R1*M_R1*N_R1, sizeof(short));
128
                    //Input mapping
                    for (i = 0; i<H C1*W C1; i++) {
                            ifmap[i] = (short)(data[data_set][i] * pow(2, SCALE - 1));
133
134
                    convolution(ofmap1, ifmap, fmap1, N_C1, C_C1, N_C1, F_C1, E_C1, R_C1, S_C1, H_C1, W_C1, U_C1);
                  bias (ofmap1, ofmap1, bias1, W 11, M 12, E 11, E
                    convolution(ofmap3, ofmap2, fmap2, N_C2, C_C2, M_C2, F_C2, E_C2, R_C2, S_C2, H_C2, W_C2, U_C2);
                    bias(ofmap3, ofmap3, bias2, N_C2, M_C2, E_C2, F_C2);
                    pool(ofmap4, ofmap3, E_C2, F_C2, M_C2);
148
                    convolution(ofmap5, ofmap4, fmap3, N_C3, C_C3, M_C3, F_C3, E_C3, R_C3, S_C3, H_C3, W_C3, U_C3);
                    bias(ofmap5, ofmap5, bias3, N_C3, M_C3, E_C3, F_C3);
                    relu(ofmap6, ofmap5, E_C3, F_C3, M_C3);
156
                                           Layer #4
157
158
                    convolution(ofmap, ofmap6, fmap4, N C4, C C4, M C4, F C4, E C4, R C4, S C4, H C4, W C4, U C4);
159
                    bias(ofmap, ofmap, bias4, N C4, M C4, E C4, F C4);
                    free(ofmap1):
                    free(ofmap2);
                    free(ofmap3);
164
                    free(ofmap4);
165
                    free(ofmap5);
                    free(ofmap6);
167
168
                   // You are allowed to modify only the inside of this function
171 }
```

Design Constraints

- Example of accelerator
 - Layers 2 & 3 in HW and the others in SW



* The FPGA considered here (ZC7020) is assumed to accommodate no more than **220 MAC hardware units** and **570KBs BRAM**



Evaluation

- Submission completeness
 - Reproducibility (10pt)
- Accuracy
 - Classification error (20pt)
 - Quantization error (10pt)
- Performance
 - Execution time (30pt)
- ☐ Technical solidness
 - Any good ideas or contributions (30pt)

Reproducibility

- ☐ Make sure that your submission is reproducible
 - In other words, it is possible to reproduce your design together with the claimed accuracy and performance using only the files that you submitted


Accuracy

- ☐ Run the main program to check the accuracy of conv_hw
 - Classification error
 - ✓ A new set of images will be given onsite
 - Noise-to-signal ratio (NSR)
 - ✓ Difference from conv_ref

```
🏲 Project Explorer 📮 Console 🔀
---- Time info. ----
CPU FREQ HZ=666666687, TIMER FR
Case 0: Reference
estimated label: 0 (0.106935)
estimated label: 1 (0.089976)
estimated label: 2 (0.106532)
estimated label: 3 (0.088020)
estimated label: 4 (0.088652)
estimated label: 5 (0.104926)
estimated label: 6 (0.092294)
estimated label: 7 (0.123248)
estimated label: 8 (0.123309)
estimated label: 9 (0.117414)
Case 1: Optimization
estimated label: 0 (1568)
estimated label: 1 (1309)
estimated label: 2 (1619)
estimated label: 3 (1295)
estimated label: 4 (1373)
estimated label: 5 (1594)
estimated label: 6 (1372)
estimated label: 7 (1874)
estimated label: 8 (2084)
estimated label: 9 (1851)
Measure performance: NSR(dB) = -19.017
Case 0: Reference
                                           Fltr Avg, Fltr_Avg(us)
                                Average,
      82307652,
                  82305275,
                               82306276,
                                           82306229,
                                                       246918.671
Case 1: Optimization
                       Min,
                                           Fltr Avg, Fltr_Avg(us)
                                Average,
                  82764919,
                               82770606,
      82776567,
                                           82770572,
                                                       248311.700
----Benchmarking Complete----
```

Performance

- ☐ Run the main program to check the performance of conv_hw
 - Execution time (-O3)



Technical Solidness

- □ Any good ideas or contributions that help to improve the performance such as
 - Optimum allocation of accelerator resources (MAC units & BRAMs) across layers
 - Maximum utilization of accelerator resources
- □ For the state-of-the-art hardware accelerator for CNN, refer to the following paper (and those citing it available at http://ieeexplore.ieee.org):
 - "Maximizing CNN accelerator efficiency through resource partitioning", Y. Shen et al., ISCA 2017

Important Notes


- ☐ You should keep the reference implementation (conv_ref) unchanged
- ☐ The compiler optimization level should be set to -O3 when the performance is measured
- ☐ You will have some bonus points if you implement some of the paper ideas cited in the previous slide
- ☐ You may be able to provide two versions of the convolution function, e.g.,
 - 1st version with the best performance
 - 2nd version implementing paper idea(s)


Submission

- ☐ Due date: **Dec. 15 (Sun), 2019, 15:00:00** GMT+9
- ☐ Zip the following files into a single file and send it to chesterku2013@gmail.com
 - C/Verilog source/header files and any other files that are needed to reproduce your design
 - Copy of the <u>entire</u> SDK folder in your project (including the bitstream)
 - Slideset file (PPT) including the results in the Console window
- ☐ You can post a question in the Q&A of the course page (https://www.sites.google.com/site/kusocdesignlab/q-a-2)
- No delay will be acceptable!

Submission

☐ SDK folder in your project







Presentation & Demo

- ☐ Dec. 16 (Mon) 10:30~13:30, New Eng. Bldg. #1113
 - Team-presentation with <u>exactly</u> the same <u>slideset</u>
 files as submitted on <u>Dec. 15</u>
 - Team-demo with <u>exactly</u> the same SDK folder as submitted on Dec. 15
- 1. Bring a storage device (e.g., HDD) having the <u>entire</u> **project folder** just in case (e.g., when the SDK folder does not work)
- 2. Note that any progress made later than **Dec. 15** can**not** be counted for evaluation


Appendix

Open Vivado projects

☐ Open Vivado projects

 Unzip and open 'TP_SD2019_v1' folder and run file 'TP_SD2019_v1.xpr'
 Download link:

https://drive.google.com/open?id=1zwLSdnKHZNEAO4TTdc0Yk2tlPeKX14SV




Open Vivado projects

■ Export Hardware

Design LAB


- Click 'Export > Export Hardware' in 'File' menu
- Check 'Include Bitstream' and then click 'OK'




Open Vivado projects

- ☐ Launch SDK
 - Click 'Launch SDK' in 'File' menu
 - Click 'OK'


Design LAB




- ☐ Create a C application project
 - Click 'File' > 'New' > 'Application Project'





- ☐ Create a C application project (cont'd)
 - Type the project name
 - Click 'Next'




- ☐ Create a C application project (cont'd)
 - Choose 'Hello World' and then click 'Finish'








- □ Adding Math Library
 - Project must have '-Im library' to use 'math.h' header file.
 - Right-click 'your project name' and then click 'Properties'





- ☐ Adding Math Library (Cont'd)
 - Click 'C/C++ Build > Settings > ARM gcc linker > libraries > add'



- ☐ Set the compiler optimization level
 - Select 'Project' menu and click 'Properties'
 - Select 'Settings' tap and click 'ARM v7 gcc compilier > Optimization'


• Select 'Optimization most (-03)' in the dropdown menu of 'Optimization menu of 'Optimization menu of 'Sections'






- - X

- ☐ Setting Stack & Heap Size
 - Select the application project in the *Project Explorer* or *C/C++ Projects* view
 - Right-click 'your project name' and then click 'Generate Linker Script' or click 'Xilinx Tools > Generate Linker script'




☐ Setting Stack & Heap Size (Cont'd)


 Set both the heap and stack sizes in the *Basic* tab to *104857600* (100 MB) and *52428800* (50 MB)




- ☐ Program FPGA
 - Choose the 'Xilinx' menu and then click 'Program FPGA'




- ☐ Check the source code: main.c
 - Make sure that '#define IDLING' is written at the top of the source code
- ☐ Run the application
 - This application is simply for uploading the convolution weights into the DDR




- ☐ Restore Memory
 - Click 'Xilinx > Dump/Restore Data File'



- ☐ Restore Memory (Cont'd)
 - Click 'Select'
 - Select 'Name=Xilinx Hardware Server'
 - Select 'ARM Cortex-A9 MPCore #0'
 - Click 'OK'






- ☐ Restore Memory (Cont'd)
 - Click 'Browse' and select file alex_raw.bin
 Download link:

https://drive.google.com/open?id=122wv9t3FVrXIQYgc9bk7eK_L5-Q8ansA

- Select 'Restore Memory'
- Type 0x0C900000 on 'Start Address' and
 243860896 on 'Size(in bytes)'



- ☐ Restore Memory (Cont'd)
 - Check the SDK log window (which may take about 9 minutes) to see the message 'Restored Contents to Memory Successfully from File ~'

```
SDK Log 🖾 🖷 Progress
ps7 post config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag cable name =~
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~
dow E:/WORK/Vivado/mp0/mp0.sdk/alex test 1/Debug/alex test 1.elf
configparams force-mem-access 0
-----End of Script-----
10:06:57 INFO : Memory regions updated for context APU
10:06:57 INFO : Context for processor 'ps7 cortexa9 0' is selected.
10:06:57 INFO : 'con' command is executed.
10:06:57 INFO : -----XSDB Script (After Launch)-----
targets -set -nocase -filter {name =~ "ARM*#0" && jtag cable name =~
-----End of Script-----
10:06:57 TNFO : Launch script is exported to file 'E:\WORK\Vivado\mu
10:13:22 INFO : Restoring File Contents to Memory...
10:22:26 INFO : Restored Contents to Memory Successfully from File
```

- ☐ Modify the source code: *main.c*
 - Change '#define IDLING' to '#define IDLING_NO' (or anything different from 'IDLING')
- ☐ Run the application again
 - This application is for actually running the CNN

```
a - Xilinx SDK

In Xilinx Window Help

A will with the property of the proper
```

- ☐ Run the application again (Cont'd)
 - Check the output of the application on 'Tera Term'

```
- - X
COM24 - Tera Term VT
File Edit Setup Control Window Help
If the message stops here, please retry "RUN".
Case D: Reference
Image O: 58 (13.12639) water snake
Iнаge 1: 970 (11.41802) alp
Image 2: 23D (21.88424) Shetland sheepdog, Shetland sheep dog, Shetland
Image 3: 441 (13.97246) beer glass
Iнаge 4: 850 (6.27603) teddy, teddy bear
Case 1: Optimization
Інаде 0: <sup>1</sup>58 (12.37367) µater snake
<u> Iнаде 1: 970 (10.30612) alp</u>
Image 2: 230 (18.85971) Shetland sheepdog, Shetland sheep dog, Shetland
 [наge 3: 927 (15.87895) trifle
<u> Iнаде</u> 4: 850 (6.45797) teddy, teddy bear
Measured Accuracy: MSR(dB) = -14.389
    -Benchmarking Start----
 ase D: Reference
    Max, Min, Average, Fltr Avg, Fltr Avg(ns)
1364857448, 1364796874, 1364820117, 1364806030, 4094.418
 ase 1: Optimization
                                                Fltr Avg, Fltr_Avg(ms)
      Max,
15874358,
                                  Average,
15871299,
    -Benchmarking Complete--
Accelerator is x85.98 faster than '-03' SW
```

