

verilog HDL로 DC motor PWM제어 디지털 회로설계


basys3 pmod 포트

Basys3: Pmod Pin-Out Diagram





basys3 pmod 포트






DC Motor PWM control





DC Motor PWM control



- 1.모터A PWM 제어
- 2.모터A 컨트롤 IN1
- 3.모터A 컨트롤 IN2
- 4.모터B 컨트롤 IN3
- 5.모터B 컨트롤 IN4
- 6.모터B PWM 제어

pwm_dcmotor.v

```
module pwm dcmotor (
  input clk, // 100MHz clock input
   input increase_duty_btn, // input to increase 10% duty cycle
   input decrease duty btn, // input to decrease 10% duty cycle
   input [1:0] motor direction, // sw0 sw1 : motor direction
   output PWM OUT, // 10MHz PWM output signal
   output PWM OUT LED,
   output [1:0] in1_in2, // motor direction switch sw[0] sw[1]
   output [3:0] an, // anode signals of the 7-segment LED display
   output [6:0] seg, // cathode patterns of the 7-segment LED display
   output dp
    in1
        in2
         1 : 역방향 회전
         0 : 정방향 회전
         1 : 브레이크
  wire w debounced inc btn;
  wire w debounced dec btn;
  wire [3:0] w DUTY CYCLE;
   debounce pushbutton u debounce pushbutton (
     .clk(clk), // 100MHz clock input
     .increase duty btn(increase duty btn), // input to increase 10% duty cycle
     .decrease duty btn(decrease duty btn), // input to decrease 10% duty cycle
     .debounced inc btn(w debounced inc btn), // debounce inc button
     .debounced dec btn(w debounced dec btn)
```

```
pwm duty cycle control u pwm duty cycle control (
     .clk(clk),
     .duty inc(w debounced inc btn),
     .duty dec(w debounced dec btn),
     .DUTY CYCLE(w DUTY CYCLE),
     .PWM OUT(PWM OUT),
                              // 10MHz PWM output signal
     .PWM OUT LED(PWM OUT LED)
  fnd_display u_fnd_display (
     .clock 100Mhz(clk),
     .in1 in2(in1 in2),
     .display number(w DUTY CYCLE),
     .an(an),
     .seg(seg),
     .dp(dp)
  assign in1 in2 = motor direction;
endmodule
```

debounce_pushbutton.v

```
`timescale 1ns / 1ps
//----- debounce pushbutton -----
module debounce pushbutton (
  input clk, // 100MHz clock input
  input increase duty btn, // input to increase 10% duty cycle
  input decrease duty btn, // input to decrease 10% duty cycle
   output debounced_inc btn, // debounce inc button
  output debounced dec btn
wire w clk4hz enable; // slow clock enable signal for debouncing FFs
reg[27:0] r counter debounce=0; // counter for creating slow clock enable signals
wire w Q1 DFF1, w Q2 DFF2;
wire w Q1 DFF3, w Q2 DFF4;
reg[1:0] r motor dir;
 // Debouncing 2 buttons for inc/dec duty cycle
 // Firstly generate slow clock enable for debouncing flip-flop (4Hz)
 always @(posedge clk)
 begin
  r counter debounce <= r counter debounce + 1;
  if (r counter debounce >= 25000000)
  r counter debounce <= 0;
end
```

```
// 0.0000001sec(10ns) \times 25000000 = 0.25sec(250ms)
// 250ms가 되면 4Hz의 1주기를 나타내는 w_clk4hz_enable이 1로 set하여
// DFF의 4Hz clock이 동작 되도록 한다.
assign w_clk4hz_enable = r_counter_debounce == 25000000 ? 1:0;
DFF u PWM DFF1(clk,w clk4hz enable,increase duty btn,w Q1 DFF1);
DFF u DFF2(clk,w clk4hz enable,w Q1 DFF1, w Q2 DFF2);
assign debounced inc btn = w Q1 DFF1 & (~w Q2 DFF2) & w clk4hz enable;
// debouncing FFs for decreasing button
DFF u DFF3(clk, w clk4hz enable, decrease duty btn, w Q1 DFF3);
DFF u DFF4(clk, w clk4hz enable, w Q1 DFF3, w Q2 DFF4);
// button의 debounce를 위해서 첫번째 DFF의 출력 w Q1 DFF3(Q1)
 //두번째 DFF의 출력 w Q2 DFF4(Q2바) 를 and 해서
// debounce 처리된 1(debounced_inc_btn, debounced_dec_btn)이 나온다.
assign debounced dec btn = w Q1 DFF3 & (~w Q2 DFF4) & w clk4hz enable;
// vary the duty cycle using the debounced buttons above
endmodule
```

pwm_duty_cycle_control.v

```
`timescale 1ns / 1ps
//----- pwm_duty_cycle_control ------
module pwm_duty_cycle_control (
  input clk,
  input duty_inc,
  input duty dec,
  output [3:0] DUTY_CYCLE,
  output PWM OUT,
                    // 10MHz PWM output signal
  output PWM OUT LED
 reg[3:0] r_DUTY_CYCLE=5; // initial duty cycle is 50%
 reg[3:0] r counter PWM=0; // counter for creating 10Mhz PWM signal
always @(posedge clk)
 begin
 if (duty inc==1 && r DUTY CYCLE <= 9)
    r_DUTY_CYCLE <= r_DUTY_CYCLE + 1; // increase duty cycle by 10%
  else if(duty dec==1 && r DUTY CYCLE >= 1)
    r_DUTY_CYCLE <= r_DUTY_CYCLE - 1; //decrease duty cycle by 10%
 end
// Create 10MHz PWM signal with variable duty cycle controlled by 2 buttons
// DC로 10MHz PWM 신호를 보내도록 한다.
// default r_DUTY_CYCLE은 50%로 설정 r_counter_PWM는 10ns(1/100MHz) 마다 10%씩 증가
always @(posedge clk)
 begin
  r_counter_PWM <= r_counter_PWM + 1;
 if (r counter PWM >= 9)
  r_counter_PWM <= 0;
 end
assign PWM_OUT = r_counter_PWM < r_DUTY_CYCLE ? 1:0;
assign PWM_OUT_LED = PWM_OUT;
assign DUTY_CYCLE = r_DUTY_CYCLE;
endmodule
```

```
'timescale 1ns / 1ps
module fnd_display(
   input clock 100Mhz, // 100 Mhz clock source on Basys 3 FPGA
   input [1:0] in1 in2, // motor direction switch sw[0] sw[1]
   input [3:0] display number,
   output [3:0] an, // anode signals of the 7-segment LED display
   output [6:0] seg, // cathode patterns of the 7-segment LED display
   output dp
parameter T250 MS = 25000000;
parameter T500 MS = 50000000;
parameter FORWARD = 4'b1010;
                                   // f
parameter BACKWARD = 4'b1011; // b
   reg [3:0] LED_BCD;
   reg [26:0] fnd toggle counter;
   reg dis mode = 1'b1;
   reg [19:0] refresh counter; // 20-bit for creating 10.5ms refresh period or 380Hz refresh rate
         // the first 2 MSB bits for creating 4 LED-activating signals with 2.6ms digit period
         // bin 0011 1111 1111 1111 <---> dec 262143
  // org wire [1:0] LED activating counter;
   reg [1:0] LED activating counter;
                      0 -> 1 -> 2 -> 3
        // count
        // activates LED1 LED2 LED3 LED4
        // and repeat
```

```
always @(posedge clock 100Mhz)
   begin
      refresh counter <= refresh counter + 1;
     if (fnd toggle counter >= 99 999 999) begin
         fnd toggle counter <= 0;
         dis mode <= ~dis mode:
     end else
         fnd toggle counter <= fnd toggle counter + 1;
   end
  // org assign LED_activating_counter = refresh_counter[19:18];
  // anode activating signals for 4 LEDs, digit period of 2.6ms
  // decoder to generate anode signals
  reg dp toggle = 1'b0; // toggle per every 1 sec
  reg r dp;
  reg [3:0] r_an;
  assign an = r an;
```

```
`timescale 1ns / 1ps
module fnd display(
  input clock 100Mhz, // 100 Mhz clock source on Basys 3 FPGA
  input [1:0] in1 in2, // motor direction switch sw[0] sw[1]
  input [3:0] display_number,
  output [3:0] an, // anode signals of the 7-segment LED display
  output [6:0] seg, // cathode patterns of the 7-segment LED display
  output dp
parameter T250 MS = 25000000;
parameter T500 MS = 50000000;
parameter FORWARD = 4'b1010;
                                   // f
parameter BACKWARD = 4'b1011;
  reg [3:0] LED BCD;
  reg [26:0] fnd toggle counter;
  reg dis mode = 1'b1;
  reg [19:0] refresh_counter; // 20-bit for creating 10.5ms refresh period or 380Hz refresh rate
         // the first 2 MSB bits for creating 4 LED-activating signals with 2.6ms digit period
         // bin 0011 1111 1111 1111 <---> dec 262143
  // org wire [1:0] LED activating counter;
  reg [1:0] LED activating counter;
                      0 -> 1 -> 2 -> 3
        // count
        // activates LED1 LED2 LED3 LED4
        // and repeat
```

```
always @(posedge clock 100Mhz)
   begin
     refresh counter <= refresh counter + 1;
     if (fnd toggle counter >= 99 999 999) begin
        fnd toggle counter <= 0;
         dis mode <= ~dis mode;
     end else
         fnd toggle counter <= fnd toggle counter + 1;
   end
  // org assign LED_activating_counter = refresh_counter[19:18];
  // anode activating signals for 4 LEDs, digit period of 2.6ms
  // decoder to generate anode signals
   reg dp_toggle = 1'b0; // toggle per every 1 sec
   reg r_dp;
   reg [3:0] r_an;
   assign an = r an;
```

```
always @(*)
  begin
     // org case(LED activating counter)
     case(refresh counter[19:18])
     2'b00: begin
        r an <= 4'b0111;
        // activate LED1 and Deactivate LED2, LED3, LED4
        // LED BCD <= display number/1000;
        if (dis_mode == 1'b1) begin
           if (in1 in2 == 2'b10)
              LED BCD <= FORWARD;
           else if (in1 in2 == 2'b01)
              LED BCD <= BACKWARD;
           else LED BCD <= 0:
        end
           else r_an <= 4'b1111; // 1'st digit off
        r dp <= 1;
        // the first digit of the 16-bit number
          end
     2'b01: begin
        r an <= 4'b1011;
        // activate LED2 and Deactivate LED1, LED3, LED4
        LED BCD = (display number % 1000)/100;
           // the second digit of the 16-bit number
           // r_dp <= dp_toggle; // dp toggle every 1 sec
         r dp <= 1;
        end
```

```
2'b10: begin
        r an <= 4'b1101;
        // activate LED3 and Deactivate LED2, LED1, LED4
        LED_BCD <= ((display_number % 1000)%100)/10;
        // the third digit of the 16-bit number
           r dp <= 1;
           end
     2'b11: begin
        r an <= 4'b1110;
        // activate LED4 and Deactivate LED2, LED3, LED1
        LED_BCD <= ((display_number % 1000)%100)%10;
        // the fourth digit of the 16-bit number
           r dp <= 1;
          end
     endcase
  end
reg [6:0] r fnd dis;
  assign seg = r_fnd_dis;
  // assign dp = r_dp;
```

```
// Cathode patterns of the 7-segment LED display
   always @(*)
   begin
      case(LED BCD)
      4'b0000: r fnd dis <= 7'b0000001; // "0"
      4'b0001: r fnd dis <= 7'b1001111; // "1"
      4'b0010: r_fnd_dis <= 7'b0010010; // "2"
     4'b0011: r fnd dis <= 7'b0000110; // "3"
     4'b0100: r fnd dis <= 7'b1001100; // "4"
      4'b0101: r fnd dis <= 7'b0100100; // "5"
      4'b0110: r fnd dis <= 7'b0100000; // "6"
      4'b0111: r_fnd_dis <= 7'b0001111; // "7"
     4'b1000: r fnd dis <= 7'b0000000; // "8"
     4'b1001: r fnd dis <= 7'b0000100; // "9"
     4'b1010: r fnd dis <= 7'b0111000; // "f"
     4'b1011: r fnd dis <= 7'b1100000; // "b"
      default: r_fnd_dis <= 7'b0000001; // "0"
      endcase
   end
endmodule
```

dff.v

```
`timescale 1ns / 1ps
//----- DFF ------
// Debouncing DFFs for push buttons on FPGA
// 4Hz 주파수의 1주기가 250ms 100MHz/4 --> 25,000,000cycle을 count하면
// w_clk4hz_enable이 1로 set되어 en이 1로 mapping 된다.
module DFF (
   input clk,
   input en,
   input D,
   output reg Q
  always @(posedge clk)
  begin
  if (en == 1) // slow clock enable signal
   Q <= D;
  end
endmodule
```

constraints file

```
## This file is a general .xdc for the Basys3 rev B board
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project
## Clock signal
set property -dict { PACKAGE PIN W5 | IOSTANDARD LVCMOS33 } [get ports clk]
create clock -add -name sys clk pin -period 10.00 -waveform {0 5} [get ports clk]
## Switches
set property -dict { PACKAGE PIN V17 | IOSTANDARD LVCMOS33 } [get ports {motor direction[0]}]
set property -dict { PACKAGE PIN V16 | IOSTANDARD LVCMOS33 } [get ports {motor direction[1]}]
## LEDs
set_property -dict { PACKAGE_PIN_U16 | IOSTANDARD_LVCMOS33 } [get_ports_PWM_OUT_LED ]
##7 Segment Display
set property -dict { PACKAGE_PIN W6 | IOSTANDARD LVCMOS33 } [get_ports {seg[5]}]
set_property -dict { PACKAGE_PIN U8 | IOSTANDARD LVCMOS33 } [qet_ports {seq[4]}]
set_property -dict { PACKAGE_PIN V8 | IOSTANDARD LVCMOS33 } [get_ports {seg[3]}]
set_property -dict { PACKAGE_PIN U5 | IOSTANDARD LVCMOS33 } [get_ports {seg[2]}]
set_property -dict { PACKAGE_PIN V5 | IOSTANDARD LVCMOS33 } [qet_ports {seq[1]}]
set_property -dict { PACKAGE_PIN U7 | IOSTANDARD LVCMOS33 } [qet_ports {seq[0]}]
set_property -dict { PACKAGE_PIN V7 IOSTANDARD LVCMOS33 } [get_ports dp]
set_property -dict { PACKAGE_PIN U2 | IOSTANDARD LVCMOS33 } [get_ports {an[0]}]
set_property -dict { PACKAGE_PIN_U4 | IOSTANDARD_LVCMOS33 } [qet_ports {an[1]}]
set_property -dict { PACKAGE_PIN V4 | IOSTANDARD LVCMOS33 } [qet_ports {an[2]}]
set_property -dict { PACKAGE_PIN W4 | IOSTANDARD LVCMOS33 } [get_ports {an[3]}]
```

constraints file

```
##Buttons
#set property -dict { PACKAGE PIN U18 | IOSTANDARD LVCMOS33 } [get ports btnC]
#set property -dict { PACKAGE PIN T18 | IOSTANDARD LVCMOS33 } [get ports btnU]
set property -dict { PACKAGE PIN T18 | IOSTANDARD LVCMOS33 } [get ports increase duty btn]
#set property -dict { PACKAGE PIN W19 | IOSTANDARD LVCMOS33 } [get ports btnL]
#set property -dict { PACKAGE PIN T17 | IOSTANDARD LVCMOS33 } [get ports btnR]
#set property -dict { PACKAGE PIN U17 | IOSTANDARD LVCMOS33 } [get ports btnD]
set property -dict { PACKAGE PIN U17 | IOSTANDARD LVCMOS33 } [get ports decrease duty btn]
##Pmod Header JA
set property -dict { PACKAGE PIN J1 | IOSTANDARD LVCMOS33 } [get ports {PWM OUT}]; #Sch name = JA1
set property -dict { PACKAGE PIN L2 | IOSTANDARD LVCMOS33 } [get ports {in1 in2[0]}]; #Sch name = JA2
set property -dict { PACKAGE PIN J2 | IOSTANDARD LVCMOS33 } [get ports {in1 in2[1]}]; #Sch name = JA3
#set property -dict { PACKAGE PIN G2 | IOSTANDARD LVCMOS33 } [get ports {JA[3]}];#Sch name = JA4
#set_property -dict { PACKAGE_PIN K2 | IOSTANDARD LVCMOS33 } [get_ports {JA[5]}];#Sch name = JA8
#set property -dict { PACKAGE PIN H2 | IOSTANDARD LVCMOS33 } [get ports {JA[6]}]:#Sch name = JA9
#set_property -dict { PACKAGE_PIN G3 | IOSTANDARD LVCMOS33 } [get_ports {JA[7]}];#Sch name = JA10
## Configuration options, can be used for all designs
set property CONFIG VOLTAGE 3.3 [current design]
set_property CFGBVS VCCO [current design]
## SPI configuration mode options for QSPI boot, can be used for all designs
set property BITSTREAM.GENERAL.COMPRESS TRUE [current design]
set property BITSTREAM.CONFIG.CONFIGRATE 33 [current design]
set_property CONFIG MODE SPIx4 [current design]
```