
# VCS

# **VCS**

- 1. VCS Flow Overview
- 2. Coverage
- 3. Partition Compile
- 4. FGP
- 5. X-Prop
- 6. Save & Restore

# 1. VCS Flow Overview



# Verilog Analyzer-vlogan (3-step flow)

Hint! For faster analysis, specify multiple files per command— use a file list!

- Parses Verilog source into logical libraries
- Instantiated VHDL design units are resolved during elaboration
  - : Resolves during analysis when "-resolve" used
- Common Verilog file parsing options are available (-y, -v, -f etc.)
- Example

-full64

-kdb

```
: %> vlogan and2.v -y /cad/library/tsmc65nm/Verilog +libext+.v
```

```
+define+<macro> - Defines a macro in the Verilog source
                   - Specify files as well as command options
-f file
-l file.log
                   - Create log file
-q
                   - Quiet (no internal messages and banner)
-v <lib_file>
                  - Specify a Verilog library file
-v <libdir>

    Specify a directory of Verilog library files

+libext+<ext>
                   - Specify library file extensions (used with -y)
-work <libdir>
                   - Analyze into specified logical library
+nospecify
                   - Remove timing in specify blocks
+notimingchecks - Remove timing checks
+v2k
                   - Enable Verilog 2001 constructs
-sverilog
                   - Enable SystemVerilog constructs
-timescale=1ns/1ps - Specify default timescale
+incdir+<dir>
                   - Specifies search directory for included files
```

- Generate KDB for Verdi

- Analyzes the design for 64-bit simulation

# VHDL Analyzer-vhdlan (3-step flow)

```
%> vhdlan [-nc] [-4state] [-work library] [-vhdl87] [-no_opt] [-full64]

[-output outfile] [-f filename] [-xlrm] [-functional_vital] [-kdb]

[-help] VHDL_design_files
```

- Parses VHDL source into logical libraries
- Analyze VHDL blocks bottom up
- Partial elaboration during "configuration" analysis

-nc	<ul> <li>Suppresses copyright header</li> </ul>
-----	---

-work brary> - Analyze into specified logical library

-vhdl87 - Enable VHDL-87 syntax (VHDL-93 is default)

-no\_opt
 - Enables boundary checking, slows simulation

-f optionsfile - Specify source files and switches

-xlrm - Allows relaxed/non-LRM compliant code

-4state - Enable optimized 4 state simulation mode

-functional\_vital - Removing all timing from VITAL models

-kdb - Generate KDB for Verdi

- Note: Library name for –work must be a valid logical library
  - Unix paths not accepted on vhdlan command line!

# **Common vcs options**

#### VCS has many options. Use 'vcs -help' for listing

-o <simname> - Rename simulation executable

-ucli - Enable Tcl command-line interface

-debug\_access(+option) - Enable debug capabilities

-l <logfile> - Create runtime log file

-kdb - Generate KDB for Verdi

-R - Run simulation immediately after compile

-P pli.tab - Compile user-defined PLI table

<.c | .o files> - Add C or object files to compile

-xlrm - Allows relaxed/non-LRM compliant code

-cm <options> - Enable coverage options

-full64 - Enable elaboration and simulation in 64-bit mode

# **Common simv options**

-pv <param=value> - Override runtime Verilog parameter

-gv <gen=value> - Override runtime VHDL generics\*

-ucli - Stop at Tcl prompt upon start-up

-i <run.tcl> - Execute specified Tcl script upon start-up

-l file.log - Create runtime log file

-gui - Start interactive GUI session

-cm <options> - Enable coverage options

Simulator executes "run; quit" automatically if no Tcl scripts provided


\*Note: Only generics not effecting elaboration results may be overwritten.

Otherwise, specify during compilation.

# 3-step flow (normal VCS script)

```
Map Logical Libraries
echo 'WORK > DEFAULT' > synopsys sim.setup
echo 'DEFAULT : ./work' >> synopsys sim.setup
echo 'LIB VHDL : ./work.vhdl' >> synopsys sim.setup
mkdir work.vhdl -
                                                               vcs \
                                                                         -kdb \
                                     Need to make directory
vlogan \
                                                                         -full64 \
                                     before run for vhdlan
         -kdb \
                                      Not needed for vlogan
                                                                         -reportstats \
         -full64 \
                                                                         -l ./vcs.log \
         +define+LINK \
                                                                         -debug access \
         -sverilog \
                                                                         +vcs+lic+wait \
         -timescale=1ns/1ps \
                                                                         +notimingcheck \
         -f lib vcs.f rtl inc.f test.sv \
                                                                         -timescale=1ns/1ps \
         -1 ./vlogan.log
                                              Need to indicate
                                                                         test
vhdlan \
                                              top module
                                                                         #-top test, -top WORK.test
         -kdb \
         -full64 \
         -f vhdl.f \
                                                                ./simv -reportstats -l ./simv.log
         -1 ./vhdlan.log \
         -work LIB VHDL
```

# 2-step flow



# 2-step flow

```
example "simv" command lines
# Batch/regression mode
                             -pv <param=value>
                             Override runtime
./simv \
                             Verilog parameter
  -ucli -i script.tcl \
                             -gv <gen=value>
                             Override runtime VHDL
  -gv MYGENERIC=3
                             generics*
# Interactive mode: with Verdi simulation GUI
./simv -verdi
%> cat script.tcl
fsdbDumpfile ./dump/test env clkrst.fsdb
fsdbDumpvars 0 test env
call {readmemh
"/path/to/pram.hex",test.dut.ram array)}
force test.dut.n1 1'b0
run
                      Please refer to
exit
         $VCS_HOME/doc/UserGuide/pdf/ucli_ug.pdf
```

#### **Gate-level Simulation**

```
vcs \
                                                              Transport Delays
    -full64 -kdb -debug access \
                                                              *VCS defaults to inertial delay mode
    TB TOP.v netlist.v \
    -sdf max:top.dut:sdf file.sdf \
                                                              +transport path delays
                                                                                       :to enable module path delays
    +optconfigfile+sample.cfg \
                                                              +transport int delays
                                                                                       :to enable net delays
    -v ./src/netlist dir/lib.v \
    -y ./src/vendor a dir/ \
                                     Enables the use of
    -y ./memories/vendor/ \
                                     negative values in
                                     IOPATH and
    +libext+.v+.V \
                                                                                    Inertial Mode
                                                                                                       Transport Mode
                                                              IOPATH delay : 7ns
                                     INTERCONNECT entries
    -o simv timing \
                                     in SDF files.
    -negdelay \
                                     Enables negative values
    +neg tchk \
                                    in timing checks.
                                                                    +nospecify
                                                                                    :Remove timing in specify blocks
    +maxdelays \
                                                                    +notimingchecks : Remove timing checks
    -1 comp.log
                                     Specifies using the maximum
                                     delays in min:typ:max delay
                                                                    +sdfverbose
                                     triplets in module path
                                                                    This option enables the display of all back-
./simv timing -l simv timing.log
                                     delays and timing checks
                                                                    annotation warning and error messages. (Default 10)
                                                                    -diag=sdf:verbose
%> cat simple.cfg
                                                                    VCS provides additional diagnostics.VCS generates
module (FULL ADDER) (noTiming);
                                                                     a file sdfAnnotateInfo.
instance (TB. INST1.fa0.temp1) {noTiming);
instance {TB.INST1.fal.temp2} (noSpecify);
instance {TB.INST1.fa0.temp2} {noIopath};
```

# SDF(Standard Delay Format) Back-Annotation

```
( SDFVERSION "OVI 3.0" )
( DESIGN "F766890" )
( VERSION "4.2.10" )
( VOLTAGE 1.32::1.32 )
                                          SDF Snippet
( TEMPERATURE -40::-40 )
( TIMESCALE 1ns )
( CELL
( CELLTYPE "SDFF" )
( INSTANCE U0 FF)
 (DELAY
 ( ABSOLUTE
 ( IOPATH CLK Q ( 0.046::0.046 ) ( 0.04::0.04 ))
 ( IOPATH PREZ Q ( 0.088::0.088 ))
 ( TIMINGCHECK
 ( WIDTH ( negedge CLK ) ( 0.036::0.036 ) )
  ( WIDTH ( posedge CLK ) ( 0.035::0.035 ) )
  ( SETUPHOLD SD ( posedge CLK ) ( 0.06::0.06 ) ( 0.026::0.026 ) )
  ( SETUPHOLD SCAN ( posedge CLK ) ( 0.066::0.066 ) ( 0::0 ) )
  ( SETUPHOLD D ( posedge CLK ) ( 0.029::0.03 ) ( 0.002::0.002 ) )
```

```
[Sdf annotation in Verilog]
$sdf annotate("sdf file.sdf","top.dut","","","maxinum");
 [VCS command line]
 -sdf max:top.dut:sdf file.sdf
 Delay representation in SDF
                                       Fall Delay
                                                      Z Delay
                        Rise Delay
         ( IOPATH A Y (0.23:0.24:0.25) (0.33:0.34:0.35) (0.43:044:0.45))
              Min Delay
                            Typ Delay
                                        Max Delay

    Min/Typ/Max Selection

    Transition Delay

    12 Values: 0-1, 1-0, 0-2, Z-1, 1-Z, Z-0, 0-X, X-1,

         1-X, X-0, X-Z, Z-X

    6 Values: 0-1, 1-0, 0-Z, Z-1, 1-Z, Z-0

    3 Values: 0-1, 1-0, ?-Z

    2 Values: 0-1, 1-0

specify
  (CLK \Rightarrow Q) = (0.1, 0.1);
  (PREZ \Rightarrow Q) = (0.1, 0.1):
 $setuphold(posedge CLK, D. 0.1, 0.1, notifier... CLK DEL, D DEL):
 $setuphold(posedge CLK, SD, 0.1, 0.1, notifier,,, CLK DEL, SD DEL);
 $setuphold(posedge CLK, SCAN, 0.1, 0.1, notifier... CLK DEL, SCAN DEL);
endspecify
specify
                                               After sdf annotation
  (CLK > Q) = (0.046, 0.04):
  (PREZ > Q) = (0.088, 0.088):
 $setuphold(posedge CLK, D, 0.06, 0.026, notifier... CLK DEL, D DEL);
 $setuphold(posedge CLK, SD, 0.066, 0, notifier... CLK DEL, SD DEL);
 $setuphold(posedge CLK, SCAN, 0.03, 0.002, notifier... CLK DEL, SCAN DEL):
endspecify
```

# -debug\_access options

Option	Description			
drivers	The -debug_access+drivers option enables driver debugging capability.			
r	The -debug_access+r option enables the read capability for the entire design.			
W	The -debug access+w option applies write (deposit) capability to the registers and variables for the entire design.			
wn	The -debug_access+wn option applies write (deposit) capability to the nets for the entire design.			
f	The -debug_access+f option enables the following:  • Write (deposit) capability on registers and variables  • Force capability on registers, variables, and nets  This option is equivalent to -debug_access+w+fn			
fn	The -debug_access+fn option applies force capability to the nets for the entire design.			
fwn	The -debug_access+fwn option applies write (deposit) and force capability to all nets in the design.			
line	The -debug_access+line option enables line debugging. It allows you to use the commands for step/next and line breakpoints.  This option is equivalent to -debug_access+pp -line			

nomemcbk	The -debug_access+nomemcbk option disables callbacks for memories and multidimensional arrays (MDAs). By default, -debug_access enables callbacks for memories and MDAs.		
all	The -debug_access+all option is equivalent to the following commands: -debug_access+line+class+wn+driver+r+w+cbk+f+fn+thread +cbkd		
	The -debug_access+all option enables debug capabilities equal to -debug_all (except it does not apply capability inside cells and encrypted modules).		

Other options are for more debuggability.

+r: read value in ucli command line

+w: write(deposit) capability

+f: force capability

+line: breakpoint

If you not want dump memory (MDAs)

please this option

+nomemcbk

By default, -debug\_access will dump memory

Requirement: Default Dump option (Function/Task, Memory, Strength) => -debug\_access (\$fsdbDumpfile, \$fsdbDumpvars recognition)

#### Simulation modes

simv

- · Batch mode
- No user interaction


simv -ucli -i

- · Unified Command Line Interface
- · UCLI TCL commands
- · Command line debug step/next/run
- · Needs -debug access

simv -gui=verdi OR simv -verdi


- Verdi based debug
- Needs -kdb
- Needs -debug\_access

# -debug\_region options



Option	Description	Default Functionality if -debug_region is not specified  Debug capability is not applied to the libraries.		
lib	Applies debug capabilities to the cells inside libranes.			
cell	Applies debug capabilities to the cells.	Debug capability is not applied to the cells.		
encrypt	Applies debug capabilities to the fully- encrypted instances (modules, programs, packages, and interfaces).	Debug capability is not applied to the fully-encrypted instances.		
tb	Applies debug capabilities only to the testbench, but does not apply debug capabilities to the standard packages. For more information on what defines testbench, see "Testbench Definition". It does not apply debug capability to the standard packages. The VPD/FSDB dumping of the DUT is not affected by this option.	Debug capability is applied to testbench and DUT.		
đut	Applies debug capabilities only to the non-testbench objects. For more information on what defines testbench, see "Testbench Definition".	Debug capability is applied to testbench and DUT.		
stdpkg	Applies debug capabilities to the standard packages.  You must use the stdpkg option in combination with the tb option. VCS issues a warning message if you use -debug_region=stdpkg only.  The -debug_region=tb+stdpkg option applies debug capabilities to both testbench and standard packages.	Debug capability is applied to the standard packages.		

# **Using Reverse Debug Feature**



- Enables going back in time without setting checkpoints
- Reverse stepping
- Reverse running with breakpoints
- Full visibility on all objects back in time (same as in forward execution)
- Full What-If analysis
- · No huge dump files
- · Debug backwards from an error?
  - → Go back in time

```
%> vcs +debug_access+all+reverse
%> simv -verdi

Verdi> config reversedebug on
Verdi> config keepfuture off
```

- Tools > Preferences > Interactive Debug > Reverse Debug
- Path: \$VERDI\_HOME/demo/Verilog (Examples)

# 2. Coverage

Technology	Tool	Associated File Formats
Coverage Collection	VCS	VDB
Coverage Analysis	Verdi-Coverage	VDB
Coverage Merging	URG	VDB
Report Generation	URG/Verdi-Coverage	HTML, Text, Word, Excel
Verification Planning	Verdi-Coverage	HVP, PDF
Coverage Exclusion	URG/Verdi-Cov	Elfile (*.el)

# **Generating Coverage**

- · Functional coverage is enabled by default
- Code coverage can be enabled as shown below:

```
>vcs -cm line+tgl+fsm+branch+cond \
    [-cm_dir comp_covdir.vdb] \
>simv -cm line+tgl+fsm+branch+cond \
    [-cm_dir run_covdir.vdb]
    [-cm_name test1]
```

```
vcs \
    -kdb -sverilog -full64 \
    -reportstats \
    -timescale=1ns/1ps \
    +define+MY MACRO \
    +incdir+/path/to/verilog/include/dir \
    -y /path/to/verilog/library/dir \
    -v /path/to/verilog/library/file \
    -f ./more files in here.f \
    one verilog file.v \
    -cm line+tgl+fsm+branch+cond \
    -1 vcs comp.log \
    -o ./simv 2step
./simv 2step -reportstats -1 vcs sim.log \
    -cm line+tgl+fsm+branch+cond
```


# **Supported Code Coverage Metrics**

- Line Coverage (-cm line) - Monitors which line in the designs were executed Condition Coverage (-cm cond) - Detailed coverage on conditions FSM Coverage (-cm fsm) - Monitors states, transitions and sequences Toggle Coverage (-cm tgl) - Monitors value changes on signal bits Branch Coverage (-cm branch) - Tracks which branches are taken during simulation (if-then-else branches, case statement items, and ternary operator choices) Assertion Coverage (-cm assert) - Tracks assert statements
  - \* condition : assign ? (if-else) branch : if-else if-else, case

# **Managing Coverage Data Files**


#### · Compile once, run once

```
>vcs ... test1.v -cm line+cond+fsm -o test1
>test1 -cm line+cond+fsm
>vcs ... test2.v -cm line+cond+fsm -o test2
>test2 -cm line+cond+fsm
```



#### Compile once, run many

```
>vcs ... top.v -cm line+cond+fsm
>simv +UVM_TESTNAME=reset_test -cm_name reset_test
>simv +UVM_TESTNAME=clock_test -cm_name clock_test
>simv +UVM_TESTNAME=rand_test -cm_name rand_test
```




# **Collecting Partial Coverage**

Enable selective code coverage (except assert)
 vcs ... -cm\_hier <config\_file>
 Config file example:
 +tree top.dut.core3 // collect code coverage only on core3

- Functional Coverage
  - Enabled by default (covergroups and cover properties)
  - Disable if not required (to speed up runtime)
    - To disable covergroups, add -covg disable cg at runtime
    - To disable cover properties add -assert nocovdb at runtime
  - Not affected by -cm hier

# **URG-Coverage Merging & Reporting**




```
Merged coverage database location
                                   -dbname
                                               · Merge all coverage databases into one
                                               >urg -dir test1.vdb test2.vdb test3.vdb -dbname merged
Test coverage database location
                                   -dir
                                               >urg -dir *.vdb -dbname merged
                                   -metric
Metrics
No report generation
                                   -noreport

    Create a merged report (without database merging)


Parallel
                                   -parallel
                                               >urg -dir test1.vdb test2.vdb test3.vdb
                                               >urg -dir *.vdb
```

```
merge_db :
urg -metric line+cond+fsm+assert \
    -dir ../coverage/regression/wb_dma*.vdb \
    -dbname ../coverage/merge/rg1/rg1 \
    -noreport
```

# **Merging Coverage Databases**



# **Merging Code Coverage**



%> urg -report urgReport -dir dir1/simv.vdb dir2/simv.vdb dir3/simv.vdb

Does this merge?

YES

Works for all metrics

%> urg -report urgReport -dir dir3/simv.vdb dir2/simv.vdb \
dir1/simv.vdb


Does this merge?

No

Error-[CMR-VCINF] Version Check Error:Instance not found
Database mismatch: Instance name "top1.mod2" in test file
des2/coverage/verilog/test.line is not found in base design. Coverage data
of this instance will not be merged.

# Verdi Coverage

%> verdi -cov -covdir ./simv.vdb -elfile my.el




# 3. Partition Compile

# Partition compile reduces compile times and memory utilization by only compiling portions of the design that have changed

- Improve overall turn-around-time (TAT)
  - Avoid recompiling full design for small changes
  - Take advantage of multi-core machines
- On recompile,VCS determines what changed
  - Recompiles only required partitions
- Design is partitioned by user OR tool can do auto-partitioning
- · Allows multiple tests to share common compilation data
  - Reduces disk space across multiple tests/users

# **Partition Compile Flow (1)**

- Each partition is compiled without GLOBAL visibility.
  - Global DR provides information regarding XMRs, parameterization so that each partition can be compiled independently.
  - Partition compile step generates code (shared object) for each partition.
  - Stitch step (vcs-elab) stitches the design together.



# Partition Compile Flow (2)

- Analyze HDL source files using 'vlogan'/'vhdlan'
- Compile with -partcomp option(s) using 'vcs'

- 3. Re-analyze changed HDL source files
  - For example, testbench files
- 4. Re-compile
  - Recompilation options should be the same

#### - 3 step compile

```
Scratch Compile

% vlogan -f tb_list -f rtl_list

% vcs top \
-partcomp \
top\
<other_options>
```

```
Re-Compile

% vlogan -f tb_list

% vcs top \
    -partcomp \
    top \
    <other_options>
```

# Partition Compile Message in Log

# Scratch Compile Note-[PC GEN\_PARTITION] Generating partition Generating new partition 'PACK1' at './partitionlib/PACK1\_0Qfowb'. Note-[PC\_GEN\_PARTITION] Generating partition Generating new partition 'DUT' at './partitionlib/DUT\_JQkWXc'. Note-[PC\_GEN\_PARTITION] Generating partition Generating new partition 'TEST' at './partitionlib/TEST\_ykyZ3b'.

#### Re-Compile

```
Note-[PC_GUTS_RECOMPILE] Recompiling partition

Recompiling partition 'TEST' since there are changes in design units that constitute this partition.

Modified Design Units:

TEST: "test/test_modify.sv", 11
```

Check if there is unexpected partition that is re-compiled, reasons?

# Sharing the partition library

```
%cd test1
%vlogan -work dut_lib dut.v
%vlogan -work test_lib test1.sv -sverilog
%vcs top -partcomp -partcomp_dir=GLOBAL_PCOMP_DIR
%cd test2
%vlogan -work test_lib_test2.sv -sverilog
%vcs top -partcomp -partcomp_sharedlib=GLOBAL_PCOMP_DIR
  -partcomp_dir=test2_plib
```

# **Control Auto-partitioning**

#### Use-model:

- -partcomp=autopart\_high
  - · Modules and packages with a high threshold
  - Results in larger and fewer partitions.
- -partcomp=autopart\_low
  - · Modules and Packages with a low threshold
  - Results in a smaller and more numerous partitions.
- -partcomp=autopartdbg
  - Creates the vcs\_partition\_config.file which contains the design partitioning information.
  - User can use this config file to add/delete any partitions based on user requirements.
  - · Pass this config file at vcs to pick the modified partitioning.
- - Using +optconfigfile+<pcomp.cfg>

```
partition cell module/Program;
partition instance instance_name;
partition package package_name;
```

# **Partition Compile Profiling**

-pcmakeprof: Enables profiling of time spent in each step of a compilation.

### %vcs -partcomp -pcmakeprof

		Time taken for each partition		
Profile Output :				
Activity	+   Real(s)	r(s)	Sys(s)	
Global_analysis	1.20	0.15	0.10	
Partition:_SNPS_VCS_intf_repository Partition:_vcs_pc_package6QYpze Partition:TEST_LIB_env_pkg_GfheUb Partition:DUT_LIB_dut_MfG2le Partition:top_s9PCHd Partition:TEST_LIB_envtop_IKIZrb	0.94 1.00 10.19 1.02 1.49 2.11	0.27   0.27   8.62   0.27   0.76   1.29	0.15   0.17   0.40   0.15   0.19   0.20	
Stitching_&_Elaboration	1.52	0.44	0.22	
All_partition_time	18.32	11.95	1.53	
Total_time	22.00	12.56	1.88	

# 3 step VCS-PC(Partition Compile) script (1): Scratch

```
%>cat :run pc scratch
echo 'WORK > DEFAULT' > synopsys sim.setup
echo 'DEFAULT : ./work' >> synopsys sim.setup
echo 'LIB VHDL : ./work.vhdl' >> synopsys sim.setup
mkdir work. vhdl
vlogan \
           -kdb -lca \
           -full64 \
           -sverilog \
           -timescale=1ns/1ps \
           +define+LINK \
           -f lib vcs.f -f rtl.f test.sv \
           -1 ./vlog.log
vhdlan \
           -kdb -lca \
           -full64 \
           -f vhdl.f \
           -1 ./vhdl.log \
           -work LIB VHDL
(continue...)
```

```
(continue...)
vcs \
           -kdb -lca \
           -full64 \
           -reportstats \
           -1 ./comp 1st $1.log \
           -sverilog \
           -debug access \
           -timescale=1ns/1ps \
           test \
           -partcomp \
           -pcmakeprof \
           -partcomp dir=./scratch lib \
           -Mdir=csrc.scratch \
           -o simv.scratch
# ./simv.scratch -reportstats -1 ./sim scratch.log
```

```
Execution)
%> :run_pc_scratch
```

\* -Mdir : compile partition (default : csrc)


# 3 step VCS-PC(Partition Compile) script (2): Recompile

```
%> cat :run pc recompile
echo 'LIB $1 : ./work.$1' >> synopsys sim.setup
vlogan \
           -kdb -lca \
           -full64 \
           -sverilog \
           -timescale=1ns/1ps \
           +define+LINK \
           test.sv \
           -1 ./vlog $1.log \
           -work work.$1
(continue...)
```

```
(continue...)
vcs \
           -kdb -lca \
           -full64 \
           -reportstats \
           -1 ./comp 1st $1.log \
           -sverilog \
           -debug access \
           -timescale=1ns/1ps \
           -top work.$1.test \
           -partcomp \
           -pcmakeprof \
           -partcomp sharedlib=./scratch lib \
           -partcomp dir=./recompile $1 lib \
           -Mdir=csrc.recompile $1 \
           -o simv.recompile $1
# ./simv.recompile $1 -reportstats -1 ./sim $1.log
```


```
(execution)
%> :run_pc_recompile sim_xxxxxxxxx
```

# 3 step VCS-PC(Partition Compile) run file example




# 4. FGP (Fine Grained Parallelism)

# FGP – Step by step flow



# **FGP(Fine Grained Parallelism) Basics**



Master thread do all the serial/exclusive work. All other threads do parallel work

CPU 코어 수 확인 방법
cat /proc/cpuinfo
 CPU 당 물리 코어 개수
grep "cpu cores" /proc/cpuinfo

# **VCS-FGP** switch explanation

- · Compile step
  - · need only "-fgp"
- · Simulation step
  - num\_threads : CPU core number to use 1
    - When use 8 CPU core num\_threads:7
    - When use 4 CPU core num\_threads:3
  - num\_fsdb\_threads : CPU core number to use for fsdb dump (default : 4)
  - sync:busywait : default, simulation performance optimize
  - auto\_affinity :
    - If there is no enough CPU number after set num\_threads, fgp is running within available CPU resource automatically (recommend).
    - cpu\_affinity is OK when server is dedicated for simulation.
  - -fgp=diag:ruse :
    - Generation diagnostics report.

# **Performance Summary & Thread Distribution**

```
vcs <other-options>
simv -Xdprof=timeline <other-options>
 events
EPC>=100000:
                    6324243508 (80.3%) // sim-cycles=38846
                                                                                       Thread Distribution
EPC[10000,100000):
                  1493170148 (18.9%) // sim-cycles=26885
                                                                                        100
                                                                                                               259
                                                                                                        200
                      30494725 (0.4%) // sim-cycles=18903
EPC[1000,10000):
EPC[100,1000):
                      28802824 (0.4%) // sim-cycles=55593
                       3100350 (0.0%) // sim-cycles=77939
EPC[10,100):
                                                                      Th-8
                                                                           52.78
EPC<10:
                        245876 (0.0%) // sim-cycles=80289
                                                                      Th-1
                                                                                            163,43
                                                                      Th-2
                                                                                            163,44
vcs -fqp -reportstats <other-options>
                                                                      Th-3
                                                                                            164,96
simv -reportstats -fgp=num threads:7 -fgp=diag:ruse \
                                                                      Th-4
                                                                                            163.70
<other-options>
                                                                      Th-5
                                                                                             168.48
Simulation Performance Summary
                                                                      Th-6
                                                                                             181.56
_____
                                                                      Th-7
                                                                                            164.37
Simulation started at : Mon Feb 27 14:29:24 2017
Elapsed Time
                    : 245 sec
                                                                      Th-8
                                                                                             178,62
CPU Time
                     : 2178.0 sec
                                                                Th-Diverence
Virtual memory size : 1455.0 MB
Resident set size
                     : 1173.9 MB
                                                                            21.5%
                                                                                               78.5%
Shared memory size
                      : 1.5 MB
Private memory size : 1172.4 MB
                                                                                                    Parallelizable
Major page faults
                                                                                                      portion
                                                               Non-parallelizable
                                                                   portion
```

\* EPC: Event Per Cycle CPU Time/Elapsed Time = 2178/245 = 8.89

# 3 step VCS-FGP script


```
(File name - :run fgp)
echo 'WORK > DEFAULT' > synopsys sim.setup
echo 'DEFAULT : ./work' >> synopsys sim.setup
echo 'LIB VHDL : ./work.vhdl' >> synopsys sim.setup
mkdir work. vhdl
vlogan \
           -kdb -lca \
           -full64 \
           -sverilog \
          -timescale=1ns/1ps \
          +define+LINK SPEED \
          -f lib vcs.f test.sv \
           -1 ./vlog $1.log
vhdlan \
           -kdb -lca \
          -full64 \
          -f vhdl.f \
          -1 ./vhdl $1.log \
          -work LIB VHDL
(continue...)
```


```
Execution)
%> :run_fgp sim_cpuif_rw
```

# 5. X-prop

# **Verify X-Propagation Issues at RTL**

Find X-related bugs at RTL simulation – 10X faster than gate level






- · Fits into existing RTL simulation flow
- Handles both combinational and sequential logic
- Switch to control degree of optimism/pessimism in simulation
- User-controllable scope

# Compiling the design for X-propagation

- vcs -xprop ...
  - Entire design is instrumented for Xprop, using Tmerge (default)
- vcs -xprop=xprop.cfg ...
  - Xprop instrumentation is done adhering to config file
    - Default : no xprop instrumentation done
    - Order is important!


#### xprop.cfg

```
tree { bridge } { xpropOff };
instance { top.bridge.cpu } { xpropOn };
module { sram, cache } { xpropOff };
merge = tmerge;
```



# **Merge Function**

- Several possibilities. Two are particularly interesting:
  - tmerge : Yields X when all values are different (like ternary op)
  - xmerge : Yields X always (unconditional)
    - More pessimistic



cond	а	b	T-merge	Υ	X-merge
Х	0	0	0	0	X
X	0	1	X	X	X
X	1	0	Х	X	X
Х	1	1	1	X	Х

- xmerge may better match gate-level simulation
  - Never more optimistic than any "gate" implementation


<sup>\*</sup> xmerge preferred

# 6. Save & Restore

# Save/Restore Common Reset Sequence

20-50% runtime improvement by eliminating redundant simulation cycles

 Save and Restore provides a mechanism to create a snapshot of a simulation at a specific point in time (Save) which can be replayed for subsequent simulations (Restore).



VCS 'save' command captures state at the end of first reset sim

Subsequent tests begin with 'restore' of previously saved state

Productivity gain depends on ratio of time spent in reset relative to average test time

# Save and restore through UCLI command prompt

- Compile the design with any of the debug switches. It will work starting from -debug\_access
- Load the simulations in UCLI and run till the desired time.
- Create a snapshot using the UCLI "save" command:

```
%> ucli% save State_15
```

- Run and/or quit the simulations
- Relaunch the simulation in UCLI and restore the saved snapshot

```
%> ucli% restore State_15
```

```
-----test.v-----
module save restore ex1;
initial begin
#11 $display("one");
#10 $display("two");
#10 $display("three");
#10 $display("four");
end
endmodule
-----test.cmd-----
run 15 // stops at time15
save State 15
// saving snapshot at time 15
run 20
restore State 15
// restoring of saved snapshot
at time 15
run
quit
```

```
Compile the above source file:
% vcs test.v -debug access
Run the simulation:
% simv -ucli -i test.cmd
ucli% run 15
one
15 s
ucli% save State 15
ucli% run 20
two
three
35 s
ucli% restore State 15
ucli% run
two
three
four
```

# Using \$save and \$restart system tasks in source code

- Use \$save system task to save the simulation till the desired time.
- · Run and/or guit the simulation.
- Restore the saved snapshot using user-defined plusarg Options.
- NOTE: No need of using debug switches in this case

```
initial begin
if ($test$plusargs("save"))
begin
// restoring the saved
snapshot at time 31 using
user-defined plusarg options
$display ("Restoring saved
simulation");
$restart("test.chk");
end
end
endmodule
Compile the above source
file:
% vcs test.v
Run the simulation:
& simv
```

```
VCS displays the following:
     One
     two
     Saving simulation at 31
     three
$save: Creating test.chk from
current state of simv ...
     four
To restart the simulation from
the state saved in the check
file, enter the following
command:
% simv +save
VCS displays the following:
Restoring saved simulation
Restart of a saved simulation
     four
```

# Using \$save system task in source code and passing saved check file at run time with the -r option

- Use \$save system task to save the simulation till the desired time.
- Run and/or quit the simulation.
- · Restore the saved snapshot using -r.
- · NOTE: No need of using debug switches in this case.

```
-----test.v------
module save restore ex3;
initial begin
#10 $display("one");
$save("test.chk");
// saving snapshot at time 10
$display ("Saving simulation
at %t", $time);
$display("two");
#0 $display("three");
#10 $display("four");
end
endmodule
Compile the above source file:
% vcs test.v
Run the simulation:
& simv
```

```
VCS displays the following:
Saving simulation at 10
save: Creating test.chk from
current state of simv ...
three
four
To restart the simulation from
the state saved in the check
file, enter the following
command:
% simv -r test.chk
VCS displays the following:
Restart of a saved simulation
four
```