#### 과제구현내용

제출자:서윤철


### 別요

- I. 소개
- II. Button debounce
- III. FSM
- IV. 전자레인지

# 



Down CNT




Verilog • Design



- Simulation
- Synthesis
- Bitstream










<architecture>

## Button debounce




## 











<simulation>

# 西大門인지







<schematic>


```
create_clock -add -name sys_clk_pin -period 10.00 -waveform (0 5) [get_ports clk]
                                              [OSTANDARD LVCMOS33 ) [get_ports (a[0])]
                                                                     [get_ports (motor_direction[0])]
[get_ports (motor_direction[1])]
[get_ports (a[4])]
                                                                     [get_ports (o_state[0])]
                                                                     [get_ports (o_state[1])]
                                                                     [get_ports (o_state[2])]
                                                                       get_ports (o_state[3])]
 [get_ports (fnd_data[0])]
                                                                    [get_ports (fnd_data[1])]
                                                                   [get_ports (find_data[1])]
[get_ports (find_data[2])]
[get_ports (find_data[3])]
[get_ports (find_data[4])]
[get_ports (find_data[5])]
[get_ports (find_data[6])]
                      FND DATA
                                                                     [get_ports (find_data[7])]
                                                                   [get_ports (fnd_com[0])]
[get_ports (fnd_com[1])]
[get_ports (fnd_com[2])]
                      FND COM
                                                                    [get_ports (find_com[3])]
                                                                      [get_ports BTNC]
                                                                      [get_ports BTMJ]
                         BUTTON
                                                                      [get_ports reset]
                                                                      get_ports BTND]
                                                                    get_ports {o_run}];#Sch name = 3A1
get_ports {in1_in2[0]}];#Sch name = 3A2
get_ports {in1_in2[1]}];#Sch name = 3A3
         DC Motor PWM control
```

<constraint>

## 








TimeCNT > 0

#### 전자렌지 시연영상

서윤철

## 전자레인지.V2





TimeCNT (++10s)

+ FND 점멸 (전자레인지 종료 후 효과음 대체)



