Department of Electrical Engineering

UET, Lahore

Digital Systems Laboratory

Lab # 7(b)

Introduction to the Dataflow Modelling in Verilog HDL

Objectives:

• To learn to program at dataflow level in Verilog HDL.

Dataflow Modelling:

Dataflow modeling of combinational logic uses a number of operators that act on binary operands to produce a binary result. Verilog HDL provides about 30 different operators. Table lists some of these operators, their symbols, and the operation that they perform. It is necessary to distinguish between arithmetic and logic operations, so different symbols are used for each.

| Symbol | Operation | Symbol | Operation |
|-----------|--------------------|--------|-------------|
| + | binary addition | | |
| _ | binary subtraction | | |
| & | bitwise AND | && | logical AND |
| 1 | bitwise OR | II | logical OR |
| ٨ | bitwise XOR | | |
| ~ | bitwise NOT | 1 | logical NOT |
| = = | equality | | |
| > | greater than | | |
| < | less than | | |
| {} | concatenation | | |
| ?: | conditional | | |

Lab Task (a): Simulate behavioral model of the following Verilog HDL module [2x4 Decoder].

| Lab Task (b): | Simulate behavioral model of the following Verilog HDL module [4-Bit Binary |
|---------------|-----------------------------------------------------------------------------|
| Adder]. | |

```
module binary_adder (
output [3: 0]
Sum,

output
C_out,

input [3: 0]
A, B,

input
C_in

);
assign {C_out, Sum} = A + B + C_in;

endmodule
endmodule
```

Lab Task (c): Simulate behavioral model of the following Verilog HDL module [4-Bit Binary Magnitude Comparator].

```
\label{eq:module mag_compare} \begin{tabular}{ll} \textbf{module mag\_compare} \\ \textbf{(output} & A\_lt\_B, A\_eq\_B, A\_gt\_B, \\ \textbf{input} \ [3:0] & A, B \\ \textbf{);} \\ \textbf{assign A\_lt\_B} = (A < B); \\ \textbf{assign A\_gt\_B} = (A > B); \\ \textbf{assign A\_eq\_B} = (A = B); \\ \textbf{endmodule} \\ \end{tabular}
```

Lab Task (d): Simulate behavioral model of the following Verilog HDL module [2 to 1 line multiplexer].

| Lab Instructor: | |
|-----------------|--|
| Dated: | |