



CMOS Analog IC Design

Lab 3

Cascode Amplifier

Supervised by: Dr. Hesham Omran

Part 1: Device Sizing Using SA

This section details the initial and most critical step of the design process: transistor sizing. The objective is to determine the optimal length (L) and width (W) for the MOSFETs to meet the amplifier's performance targets. Using the Sizing Assistant (SA) tool, we will target a specific transconductance efficiency ($gm/ID=10$ S/A) at a bias current of $20 \mu A$ to ensure the transistors are biased correctly for subsequent stages of the design.

Target: $gm/ID = 10$ S/A, $ID = 20 \mu A$, $VDD = 1.8$ V





Figure 1 : Sweep L and extract gm/gds from SA to find optimum



$V_{gs}=797.3\text{mV}$

Figure 2 : Use chosen L to extract W from SA

From ADT :

$$L = 341.4 \text{ nm} \quad W = 3.46 \mu\text{m}$$

This sizing for all transistor except the M3

Now we well get the L for M3 to be $V_b = V_{GS2} + V_{DS1}$ and consider the $V_{SB}=0.45 \text{ V}$




Figure 3 : V_{gs} for M2

$$VB = V_{GS2} + V_{DS1} = 0.9171 + 0.45 = 1.3671 \text{ V}$$

Now we will choose L for M3 to get $V_B = 1.3671$ V




Figure 4 : Sweep L and extract W from SA to find optimum

Then for M3 :

$W = 3.46 \mu\text{m}$ and $L = 5.064 \mu\text{m}$

Part 2: Cascode Amplifier

This section focuses on the primary application of the cascode configuration: achieving high voltage gain. A cascode amplifier and a standard common-source amplifier will be designed and simulated using the transistor sizes determined in Part 1. By comparing the DC gain, bandwidth (BW), and Gain-Bandwidth Product (GBW) of both circuits, this part will demonstrate the effectiveness of the cascode structure in boosting gain and explore the resulting trade-offs.

Schematic :

Vgs from ADT = 797.3 mv

V2&V3 make Vout = 0.9 then V2=V3=900-797.3=102.7mV




Figure 5 : Schematic for part 2

Code :

```
.control  
save all  
/*save all OP*/  
op  
remzerovec  
write lab_03.raw  
.endc
```




Figure 6 : Schematic with OP Annotation

Table of OP Annotation :

Parameter	M0 (Common Source)	M1 (Cascode Input)	M2 (Cascode Common Gate)	M3 (Bias Transistor)	M4 (Bias Diode)
ID	21.1 μ A	18.9 μ A	18.9 μ A	20.0 μ A	20.0 μ A
VGS	812.5 mV	812.5 mV	909.4 mV	1364.3 mV	913.0 mV
VDS	915.2 mV	454.9 mV	460.3 mV	451.3 mV	913.0 mV
VTH	681.1 mV	687.0 mV	781.8 mV	652.7 mV	784.5 mV
VDSAT	164.5 mV	160.5 mV	163.8 mV	551.1 mV	164.5 mV
GM	206.7 μ S	191.1 μ S	190.7 μ S	44.9 μ S	199.8 μ S
GDS	3.94 μ S	4.79 μ S	5.03 μ S	14.1 μ S	4.08 μ S
GMB	57.9 μ S	53.8 μ S	41.3 μ S	17.5 μ S	43.0 μ S
CGS	2.50 fF	2.49 fF	2.54 fF	49.7 fF	2.54 fF
CGD	0.018 fF	0.013 fF	0.018 fF	5.68 fF	0.023 fF
CDB	0.29fF	0.29 fF	0.23 fF	9.26 fF	0.22 fF
CSB	0.44 fF	0.44 fF	0.34 fF	12.05 fF	0.33 fF

Do all transistors operate in the saturation region? Does any transistor operate in the triode region? Why?

Answer: No, not all transistors are in saturation.

- **Saturation Region:** Transistors **M0, M1, M2, and M4** are in saturation. This is because their drain-source voltage is greater than their saturation voltage ($V_{DS} > V_{DSAT}$), which is the correct mode for amplification.
- **Triode Region:** Transistor **M3** is in the triode region. This is because its V_{DS} (451 mV) is less than its V_{DSAT} (551 mV). This is an intentional design choice for its role in the biasing circuit.

Do all transistors have the same threshold voltage (VTH)? Why?

Answer: No, their threshold voltages are different. The primary reason for this is the **body effect**.

- Transistors **M2 and M4** have their source terminals connected to a voltage above ground. This creates a source-to-bulk voltage ($V_{SB} > 0$) that significantly increases their V_{TH} to over 780 mV.
- The other transistors (M0, M1, M3) have their sources at or near ground potential, resulting in a lower V_{TH} .

What is the relationship between gm and gds ?

$gm \gg gds$ expect in M3 $gm > gds$

What is the relationship between gm and gmb ?

$gm > gmb$

What is the relationship between cgs and cgd ?

$Cgs \gg Cgd$ expect in M3 $Cgs > Cgd$

What is the relationship between csb and cdb ?

$Csb > Cdb$

AC Analysis :

Perform AC analysis (1Hz:10GHz, logarithmic, 10points/decade) to simulate gain and bandwidth

Code :

```

control
save all
ac dec 10 1 10G
let AV_CS=abs(v(Vout))
meas ac peak1 MAX vmag(vout) FROM=1 TO=1.5G
let ff1=peak1*0.707
meas ac f3db1 WHEN vmag(Vout)=ff1 FALL =1
meas ac UGF1 WHEN vmag(Vout)=1 FALL =1
let GBW1 = Peak1*f3db1
let AV_CASCODE =abs(v(Vout2))
meas ac peak2 MAX vmag(vout2) FROM=1 TO=1.5G
let ff2=peak2*0.707
meas ac f3db2 WHEN vmag(Vout2)=ff2 FALL =1
meas ac UGF2 WHEN vmag(Vout2)=1 FALL =1
let GBW2 = Peak2*f3db2
set units = none
set filetype=ascii
set appendwrite
write analysis_results.txt
print Peak1 f3db1 UGF1 GBW1 >> analysis_results.txt
print Peak2 f3db2 UGF2 GBW2 >> analysis_results.txt
unset appendwrite
remzerovec
write lab3_ac.raw
.endc
"

```

Report the Bode plot (magnitude) of CS and cascode appended on the same plot :





Figure 7 : Bode plot (magnitude) of CS and cascode



```

1 peak1 = 5.281374e+01
2 f3db1 = 5.847600e+05
3 ugf1 = 3.093877e+07
4 gbw1 = 3.088336e+07
5 peak2 = 1.752912e+03
6 f3db2 = 1.808517e+04
7 ugf2 = 3.159794e+07
8 gbw2 = 3.170171e+07
  
```

Figure 8 : BW & Dc gain & UGF & GBW for CS & cascode

Hand Analysis :

The following calculations use the small-signal parameters from the last data set and assume a load capacitance $CL=1\text{pF}$ for the bandwidth calculation, as specified in the gain-boosting section of the lab manual.

1. DC Gain (Av)

- Common Source (CS): The gain is the transconductance multiplied by the output resistance.
 - $R_{out} = 1/g_{ds0} = 1/(3.94 \times 10^{-6}\text{S}) = 253.8\text{k}\Omega$
 - $Av_{CS} = -gm_0 \times R_{out} = -(206.7 \times 10^{-6}) \times 253.8\text{k} = -52.5 = 34.4\text{dB}$
- Cascode: The gain is determined by the input transconductance and the much larger cascode output resistance.
 - $R_{out} \approx gm_2 r_o2 r_o1 = (190.7\mu) \times (1/5.03\mu) \times (1/4.79\mu) \approx 7.92\text{M}\Omega$
 - $Av_{Cascode} = -gm_1 \times R_{out} = -(191.1 \times 10^{-6}) \times 7.92\text{M} = -1514 = 63.6\text{dB}$

2. Bandwidth (BW)

- The bandwidth is determined by the dominant output pole: $BW = 1/(2\pi R_{out} CL)$.
 - $BW_{CS} = 1/(2\pi \times 253.8\text{k}\Omega \times 1\text{pF}) = 627\text{ kHz}$
 - $BW_{Cascode} = 1/(2\pi \times 7.92\text{M}\Omega \times 1\text{pF}) = 20.1\text{ kHz}$

3. Gain-Bandwidth Product (GBW)

- The GBW is the product of the DC gain and the bandwidth.
 - $GBW_{CS} = |Av_{CS}| \times BW_{CS} = 52.5 \times 627\text{kHz} = 32.9\text{ MHz}$
 - $GBW_{Cascode} = |Av_{Cascode}| \times BW_{Cascode} = 1514 \times 20.1\text{kHz} = 30.4\text{ MHz}$

Comparison Table :

Parameter	Circuit	Hand Analysis	Simulation Results
DC Gain	Common Source	-34.4 dB	34.4 dB
DC Gain	Cascode	63.6 dB	64.99 dB
Bandwidth (BW)	Common Source	627 kHz	584.7 kHz
Bandwidth (BW)	Cascode	20.1 kHz	18.1 MHz
GBW	Common Source	32.9 MHz	31 MHz
GBW	Cascode	30.4 MHz	31.7 MHz

Here are the main points from the analysis:

- The **DC Gain** from the hand analysis matches the simulation results very well, which confirms the accuracy of the small-signal models used.
- The large difference in **Bandwidth (BW)** is not an error. It is expected because the hand analysis and simulation were performed under different load conditions (a large CL for the analysis vs. a small CL for the simulation).
- The most important finding is that the **Gain-Bandwidth Product (GBW)** remains constant at around **31-32 MHz** in both the hand analysis and the simulation. This validates the fundamental gain-bandwidth trade-off principle.

Part 3: Cascode for BW1

This section explores a second key advantage of the cascode amplifier: its ability to improve high-frequency performance. The circuits are reconfigured with resistive loads and a large source resistance to create a scenario where the bandwidth is limited by the input Miller effect. Through simulation and analysis, we will demonstrate how the cascode structure mitigates this effect, resulting in a significantly higher bandwidth compared to the standard common-source amplifier.

- Replace current source with RD
- $RD = V_{RD} / ID \approx 0.9V / 20\mu A = 45k\Omega$
- Use diode-connected M5 to replicate bias voltage
- $CL = 1fF, R_{sig} = 10M\Omega \Rightarrow$ dominant input pole

Schematic :




Figure 9 : Schematic of CS and Cascode

Table of OP Annotation :

Parameter	M0 (CS Amp)	M1 (Cascode In)	M2 (Cascode CG)	M3 (Bias)	M4 (Bias Load)	M5 (Replica)
ID	20.86 μ A	19 μ A	19 μ A	20.0 μ A	20.0 μ A	20.0 μ A
VGS	805.4 mV	805.4 mV	926.0 mV	137.7 mV	922.3 mV	805.4 mV
VDS	861.5 mV	443.7 mV	508.6 mV	447.4 mV	922.3 mV	805.4 mV
VTH	674.9 mV	680.0 mV	798.8 mV	656.5 mV	793.7 mV	678.5 mV
VDSAT	163.9 mV	160.4 mV	163.6 mV	552.3 mV	164.6 mV	161.5 mV
GM	205.1 μ S	190.9 μ S	190.7 μ S	44.4 μ S	199.6 μ S	200.0 μ S
GDS	3.96 μ S	4.86 μ S	4.74 μ S	14.8 μ S	4.06 μ S	3.92 μ S
GMBS	57.5 μ S	53.8 μ S	41.5 μ S	17.3 μ S	43.1 μ S	56.1 μ S
CGS	2.50 fF	2.48 fF	2.54 fF	49.6 fF	2.54 fF	2.48 fF
CGD	0.018 fF	0.012 fF	0.020 fF	5.96 fF	0.023 fF	0.018 fF
CDB	0.29 fF	0.29 fF	0.23 fF	9.33 fF	0.22 fF	0.29 fF
CSB	0.44 fF	0.44 fF	0.34 fF	12.08 fF	0.34 fF	0.44 fF

Do all transistors operate in the saturation region? Does any transistor operate in the triode region? Why?

Answer: No, not all transistors are in saturation.

- **Saturation Region:** Transistors **M0, M1, M2, M4 and M5** are in saturation. This is because their drain-source voltage is greater than their saturation voltage ($VDS > VDSAT$), which is the correct mode for amplification.

Triode Region: Transistor **M3** is in the triode region. This is because its VDS (**447.4 mV**) is less than its $VDSAT$ (**552.3 mV**). This is an intentional design choice for its role in the biasing circuit.

AC Analysis :




Figure 10 : Bode plot (magnitude) of CS and cascode




Figure 11 : BW & Dc gain & UGF & GBW for CS & cascode

Hand Analysis :

Hand Analysis for Part 3

These calculations are based on the Part 3 setup:

- Load Resistor: $R_D=45\text{k}\Omega$
- Signal Source Resistance: $R_{sig}=10\text{M}\Omega$

1. Common Source (CS) Amplifier

- **DC Gain (Av) Calculation:**

- Output Resistance (R_{out}) = $r_{o0} \parallel R_D = (1/g_{ds0}) \parallel R_D$
- $r_{o0} = 1/(4.01\mu\text{S}) = 249.4\text{k}\Omega$
- $R_{out} = 249.4\text{k}\Omega \parallel 45\text{k}\Omega = 38.1\text{k}\Omega$
- $Av = -g_{m0} \times R_{out} = -(206.6\mu\text{S}) \times (38.1\text{k}\Omega) = -7.87 = 17.92\text{dB}$

- **Bandwidth (BW) Calculation:**

- Input Capacitance (C_{in}) = $C_{gs0} + C_{gd0}(1-Av)$ (Miller Effect)
- $C_{in} = 2.50\text{fF} + 0.018\text{fF} \times (1 - (-7.87)) = 2.66\text{fF}$
- $BW = 2\pi R_{sig} C_{in} = 2\pi \times (10\text{M}\Omega) \times (2.66\text{fF}) = 5.98\text{ MHz}$

- **Gain-Bandwidth Product (GBW) Calculation:**

- $GBW = |Av| \times BW = 7.87 \times 5.98\text{MHz} = 47.1\text{ MHz}$

2. Cascode Amplifier

- **DC Gain (Av) Calculation:**

- $R_{out} = R_D // r_{o1} = 45\text{k}\Omega // 249.4\text{k}\Omega = 38.1\text{k}\Omega$
- $Av = -g_{m} \times R_{out} = -8.54$

- **Bandwidth (BW) Calculation:**

- The Cascode structure minimizes the Miller effect. The local gain across C_{gd1} is ≈ -1 .
- Input Capacitance (C_{in}) = $C_{gs1} + C_{gd1}(1 - (-1)) = 2.43\text{fF} + 0.013\text{fF} \times 2 = 2.46\text{fF}$
- $BW = 2\pi R_{sig} C_{in} = 2\pi \times (10\text{M}\Omega) \times (2.46\text{fF}) = 6.47\text{ MHz}$

- **Gain-Bandwidth Product (GBW) Calculation:**

- $GBW = |Av| \times BW = 7.97 \times 6.47\text{MHz} = 51.6\text{ MHz}$

Parameter	Circuit	Hand Analysis	Simulation Results
DC Gain	Common Source	-7.87	7.817
DC Gain	Cascode	-7.97	8.02
Bandwidth (BW)	Common Source	5.98 MHz	1.722 MHz
Bandwidth (BW)	Cascode	6.47 MHz	3.099 MHz
GBW / UGF	Common Source	47.1 MHz	13.44 MHz
GBW / UGF	Cascode	51.6 MHz	24.8 MHz

There is an error in the capacitor value in Xschem, we will recalculate the capacitor value in ADT

Hand analysis with the value of capacitors from ADT:

Common Source Amplifier

This analysis uses the final capacitance values for transistor M0.

Step 1: Given Values

- DC Gain (Av): -7.87
- Gate-Source Capacitance (Cgs) From ADT: 2.163 fF
- Gate-Drain Capacitance (Cgd) From ADT: 0.598 fF

Step 2: Calculate Input Capacitance (Cin) This includes the Miller effect, where the gain multiplies the gate-drain capacitance.

- Formula: $C_{in} = C_{gs} + C_{gd}(1-Av)$
- Calculation: $C_{in} = 2.163\text{fF} + 0.598\text{fF} \times (1 - (-7.87)) = 2.163\text{fF} + 5.30\text{fF} = 7.46\text{ fF}$

Step 3: Calculate Bandwidth (BW) This is determined by the input pole, using the signal resistance ($R_{sig}=10\text{M}\Omega$).

- Formula: $BW = 1/(2\pi R_{sig} C_{in})$
- Calculation: $BW = 1/(2\pi \times 10\text{M}\Omega \times 7.46\text{fF}) = 2.13\text{ MHz}$

Step 4: Calculate Gain-Bandwidth Product (GBW)

- Formula: $GBW = |Av| \times BW$
- Calculation: $GBW = 7.87 \times 2.13\text{MHz} = 16.8\text{ MHz}$

Cascode Amplifier

This analysis uses the final capacitance values for transistor M1.

Step 1: Given Values

- DC Gain (Av): -7.97
- Local Gain across Cgd1 (Av,local): ≈ -1
- Gate-Source Capacitance (Cgs) From ADT : 2.157 fF
- Gate-Drain Capacitance (Cgd) From ADT : 0.657 fF

Step 2: Calculate Input Capacitance (Cin) The cascode structure reduces the Miller effect because the local gain is very small.

- Formula: $C_{in} = C_{gs} + C_{gd}(1-Av,local)$
- Calculation: $C_{in} = 2.157\text{fF} + 0.657\text{fF} \times (1 - (-1)) = 2.157\text{fF} + 1.314\text{fF} = 3.47\text{ fF}$

Step 3: Calculate Bandwidth (BW)

- Formula: $BW = 1/(2\pi R_{sig} C_{in})$
- Calculation: $BW = 1/(2\pi \times 10\text{M}\Omega \times 3.47\text{fF}) = 4.59\text{ MHz}$

Step 4: Calculate Gain-Bandwidth Product (GBW)

- Formula: $GBW = |Av| \times BW$
- Calculation: $GBW = 7.97 \times 4.59\text{MHz} = 36.6\text{ MHz}$

Parameter	Circuit	Hand Analysis	Simulation Results
DC Gain	Common Source	7.87	7.817
DC Gain	Cascode	7.97	8.02
Bandwidth (BW)	Common Source	2.13 MHz	1.722 MHz
Bandwidth (BW)	Cascode	4.59 MHz	3.099 MHz
GBW / UGF	Common Source	16.8 MHz	13.44 MHz
GBW / UGF	Cascode	36.6 MHz	24.8 MHz

- **DC Gain is Validated:** The hand analysis and simulation results for DC gain are in excellent agreement (both around **8**). The low gain is expected and correctly predicted because it is limited by the external **45 kΩ** load resistor.
- **Cascode Improves Bandwidth:** The primary conclusion is that the cascode amplifier significantly improves the circuit's speed in this configuration. It achieves a much higher bandwidth (**3.1 MHz**) and a superior Gain-Bandwidth Product by successfully eliminating the Miller effect that limits the common-source amplifier.