



CMOS Analog IC Design

Lab 2

Common Source Amplifier

Supervised by: Dr. Hesham Omran

PART 1: Sizing Chart

Design Specifications

The objective is to design a resistive-loaded Common Source (CS) amplifier with the following specifications:

- DC Gain: -10
- Supply Voltage (VDD): 2.5 V
- Current Consumption (IDQ): 10 μ A

Feasibility Check and Initial Calculations

Voltage gain is approximated by:

$$|Av| \approx (2 \times VRD) / Vov$$

Assuming VRD = 1 V and desired gain $|Av| = 10$:

$$Vov = (2 \times 1) / 10 = 0.2 \text{ V}$$

This overdrive voltage is reasonable.

Calculate RD:

$$RD = VRD / IDQ = 1 \text{ V} / 10 \mu\text{A} = 100 \text{ k}\Omega$$

V^* Parameter

To compensate for MOSFET non-idealities, use:

$$V^* = 2ID / gm$$

Rewriting the gain:

$$|Av| \approx (2 \times VRD) / V^*$$

For VRD = 1 V and $|Av| = 10$:

$$V^*_Q = 0.2 \text{ V}$$

Choosing Transistor Length (L)

To ensure $r_o \gg RD$, choose a long channel length:

$$L = 2 \mu\text{m}$$

Generate and Use Sizing Charts

Perform VGS sweep in ADT with:

$$W = 40 \mu\text{m}, L = 2 \mu\text{m}, VDS = 1.5 \text{ V}$$

For Nmos :

Plot the V^* and V_{ov}




Figure 1 : Overlay plot of V^* and V_{ov} vs VGS from simulation

$$VGSQ = 816.6 \text{ mV}$$

$$V_{ovQ} = 148.2 \text{ mV}$$




Figure 2 : plot of ID, gm, and gds vs. VGS from ADT.

$$ID_X = 40.92 \text{ uA}$$

$$Gm_X = 408 \text{ uS}$$

$$Gds_X = 726.6 \text{ nS}$$

Then we will calculate the W

$$W_{\text{new}} = 40u * 10u / 40.92 = 9.775 \text{ um}$$

Now we will use a new method to calculate W in ADT:

For NMOS :




Figure 3 : calculate W from ADT

$$W = 9.76 \text{ um}$$

$$VGS = 818.1 \text{ mV}$$

For Pmos :




Figure 4 : calculate W from ADT

W = 42.66 um

VGS = 936.7 mV

PART 2: CS Amplifier

Schematic :




Figure 5 : Schematic of the CS amplifier with a replica biasing circuit.

OP Analysis :


1. Create a new folder for Lab 02 and place the xschemrc file in it.
2. Create the testbench schematic using the designed values of RD, W, and L.
3. Use replica biasing (M_2 for I-to-V, M_1 for V-to-I). Avoid voltage-mode biasing due to sensitivity to V_{TH} variations.
4. Use 'res_ac' elements for switching between DC and AC connections to M_1 gate.
5. Run DC Operating Point (OP) analysis using the following control block:

Code :

```
.control
save all
save @m.xm1.m0[id]
save @m.xm1.m0[gm]
save @m.xm1.m0[gds]
save @m.xm1.m0[vgs]
save @m.xm1.m0[vds]
op
write lab_02.raw
.endc
```

First way to show OP results :

Using print all




```
lab_02.spice"-a || sh
Doing analysis at TEMP = 27.000000 and TNOM = 27.000000

No. of Data Rows : 1
binary raw file "lab_02.raw"
ngspice 1 -> print all
@{m.xm1.m0[gds]} = 2.088596e-07
@{m.xm1.m0[gm]} = 1.010028e-04
@{m.xm1.m0[id]} = 1.000003e-05
@{m.xm1.m0[vds]} = 8.159004e-01
@{m.xm1.m0[vgs]} = 8.159017e-01
@{m.xm2.m0[gds]} = 1.779750e-07
@{m.xm2.m0[gm]} = 1.014263e-04
@{m.xm2.m0[id]} = 1.005450e-05
@{m.xm2.m0[vds]} = 1.494549e+00
@{m.xm2.m0[vgs]} = 8.159017e-01
inet1 = 8.159030e-01
net2 = 8.159030e-01
v1#branch = -2.00545e-05
v2#branch = -2.19700e-15
vdd = 2.500000e+00
vin = 8.181000e-01
vout = 1.494552e+00
ngspice 2 -> ■
```

And using show all

print @m.xm2.m0[id]



```
lab_02.spice"-a || sh
Vsource: Independent voltage source
device          v2          v1
dc              0.8181      2.5
acmag          0            0
pulse          -
sin             -
exp             -
pw1             -
sffm           -
am             -
trnoise         -
trrandom        -
portnum        0            0
z0              0            0
pwr             0            0
freq            0            0
phase           0            0
i              -2.197e-15   -2.00545e-05
p              -1.79736e-15  -5.01362e-05

ngspice 6 -> print @m.xm2.m0[id]
@{m.xm2.m0[id]} = 1.005450e-05
ngspice 7 -> ■
```

2nd & 3rd ways to show op results :




Figure 6 : Schematic with OP Annotation with two display methods

Report a snapshot for the key operating point (OP) parameters. Compare the results with the results you obtained in Part 1. Since we used design charts, the results should agree well.

Table one Comparing the results :

Parameter	Part 1 (ADT)	Part 2 (Xschem)	% Difference
Id	10.0 μ A	10.09 μ A	0.90%
VGS	818.1 mV	815.7 mV	0.29%
VDS	1.5 V	1.491 V	0.60%
gm	99.17 μ S	101.6 μ S	2.45%
gds	176.7 nS	178.4 nS	0.96%

Compare r_o and R_d . Is the assumption of ignoring r_o justified in this case? Do you expect the error to remain the same if we use min L ?

$$r_o = 1/g_{ds} = 1/178.4e-9 = 5.61 \text{ M}\Omega$$

$r_o/R_d = 56$ then $r_o \gg R_d$ can ignore

if minimum (L) is used, r_o significantly decreases due to stronger channel length modulation, and the approximation becomes inaccurate, introducing noticeable gain error.

Calculate the intrinsic gain of the transistor ?

$$|A_v| = g_m r_o = 569.5$$

What is the relation (\ll , \gg) between the amplifier gain and the intrinsic gain?

amplifier gain = $|A_v| = g_m R_d \approx 10$

intrinsic gain = $|A_v| = g_m r_o = 569.5$

amplifier gain \ll intrinsic gain

AC Analysis :

Create a new simulation configuration and run AC analysis (from 1Hz to 1GHz).

Code :

```
.control
save all
save @m.xm1.m0[id]
save @m.xm1.m0[gm]
save @m.xm1.m0[gds]
save @m.xm1.m0[vgs]
save @m.xm1.m0[vds]
save @m.xm1.m0[ro]
save @m.xm2.m0[id]
save @m.xm2.m0[gm]
save @m.xm2.m0[gds]
save @m.xm2.m0[vgs]
save @m.xm2.m0[vds]
save @m.xm2.m0[ro]
*op
ac dec 10 1 10g
remzerovec
write lab_02.raw
.endc
```

vout gain magnitude (in dB):




Figure 7 : vout gain magnitude AC simulation

DC gain ≈ -10

Gain Non-Linearity (Large Signal Operation DC Sweep) :

Change the testbench to perform large signal input sweep. Here we want the DC input to be directly applied to the amplifier input.

Schematic :




Figure 8 : Schematic of the CS amplifier with a direct DC voltage input.

Code :


```
.control
save all
save @m.xm1.m0[id]
save @m.xm1.m0[gm]
save @m.xm1.m0[gds]
save @m.xm1.m0[vgs]
save @m.xm1.m0[vds]
*op
*ac dec 10 1 10g
dc V0 0 2.5 10m
remzerovec
write lab_02_dc.raw
.endc
```

Report VOUT vs VIN

Figure 9 : V_{OUT} vs V_{IN}

Is the relation linear? Why?

No, the relationship is highly non-linear. Amplification only occurs within a small range around the DC bias point. Outside this range, the output is clipped as the transistor enters cutoff or triode regions.

Figure 10 : Derivative of V_{OUT} shows nonlinear gain

Is the gain linear (independent of the input, i.e., constant vs VIN)? Why?

No, the gain is not linear — it changes with VIN.

It peaks near the operating point and drops outside that region.

Gain Non-Linearity (Transient Analysis) :

Schematic :

Add:

- Large resistance (RFC) to pass DC bias
- Large coupling capacitor for AC signal (pF-range)

Apply input:

$\sin(0 \ 10m \ 1meg)$




Figure 11 : Schematic of the CS amplifier with an AC-coupled input signal.

Code :

```
.control
save all
save @m.xm1.m0[id]
save @m.xm1.m0[gm]
save @m.xm1.m0[gds]
save @m.xm1.m0[vgs]
save @m.xm1.m0[vds]
tran 0.1u 2u
remzerovec
write lab_02_tran.raw
.endc
```

Report vin, vout, and gm vs time.




Figure 12 : vin, vout, and gm vs time.

Does gm vary with the input signal? What does that mean? Is this amplifier linear?

Yes, gm varies with the input signal.

This means the amplifier is **nonlinear**, since gain depends on the input amplitude.

Not linear

Gain Linearization (Negative Feedback) :

Schematic :




Figure 13 : Schematic of the CS amplifier with an active load and negative feedback.

Code :

```
.control
save all
save @m.xm1.m0[id]
save @m.xm1.m0[gm]
save @m.xm1.m0[gds]
save @m.xm1.m0[vgs]
save @m.xm1.m0[vds]
dc V0 0 2.5 10m
remzerovec
write lab_02_feedback.raw
.endc
```

VIN and VOUT vs VSIG (overlaid) & VOUT derivative vs VSIG :




Figure 14 : VIN, VOUT, and VOUT derivative vs VSIG.

Is VOUT vs VSIG linear in the operating range of the amplifier? Why?

Yes, VOUT vs VSIG is approximately linear within the operating range of the amplifier.

Because in that range, the transistor operates in saturation and negative feedback keeps the gain stable, making VOUT change proportionally with VSIG.

Is the gain linear (independent of the input) in the operating range of the amplifier? Why?

Yes, the gain is approximately linear in the operating range of the amplifier.

Why?

Because within this range, the transistor stays in saturation and negative feedback keeps VIN nearly constant, making the gain ($dVOUT/dVSIG$) stable and input-independent.

VIN is almost constant in the operating range of the amplifier. What is its value? Why?

$$V_{in} = 816.68 \text{ mV} \approx V_{GSQ}$$

Because negative feedback adjusts VOUT to keep VIN steady, ensuring the transistor stays in saturation for consistent amplification.

Analysis :

The linear input range is approximately:

$$V_{in_range} = V_{DD} - 2V / |Av|$$

With $V_{DD} = 2.5 \text{ V}$, $V = 200 \text{ mV}$, and $|Av| = 10$

$$\text{input range} \approx 0.21 \text{ V}$$

This matches the simulation, where the gain is constant only within $\pm 105 \text{ mV}$ around VGSQ.

Run a transient simulation and report gm vs time. Compare this plot to the plot you previously obtained from the resistive loaded open-loop amplifier.

First we will change the $\sin(0\ 10m\ 1meg)$ to $\sin(VGS_Q\ 10m\ 1meg) \rightarrow (816.6m\ 10m\ 1meg)$




Figure 15 : Feedback Plots and gm Comparison

Comparison Between Feedback Amplifier and Open-Loop Amplifier Plots

1. gm Behavior:

- **Open-loop (resistive load):**
 - gm **varies significantly** with the input signal.
 - As VIN changes, the MOSFET moves between cutoff, saturation, and triode \rightarrow gain is **nonlinear**.
- **With Feedback:**
 - gm stays **much more constant** throughout the input sweep.
 - Negative feedback stabilizes VIN near VGSQ \rightarrow transistor remains in saturation \rightarrow **gain is linearized**.

2. Gain ($dVOUT/dVSIG$):

- **Open-loop:**
 - Gain is **peaked** near the quiescent point and drops off outside that narrow region.
- **With feedback:**
 - Gain is **flat and consistent** across a wider input range.