



CMOS Analog IC Design

Lab 7

gm/ID Design Methodology

5T_OTA design

Supervised by: Dr. Hesham Omran

Part 1: gm/ID Design Charts

Using ADT Device Xplore, plot the following design charts vs gm/ID for both PMOS and NMOS. Set $V_{DS} = V_{DD}/3 = 0.6$ and $L = 0.28\mu, 0.4\mu:0.4\mu:2\mu$

- 1) gm/gds
- 2) ID/W
- 3) gm/Cgg (use advanced Y expression)
- 4) VGS




Figure 1 : gm/gds vs gm/id for Nmos




Figure 2 : gm/gds vs gm/id for Pmos




Figure 3 :: ID/W vs gm/id for Nmos




Figure 4 :: ID/W vs gm/id for Pmos




Figure 5 : gm/cgg vs gm/id for Nmos




Figure 6 : gm/cgg vs gm/id for Pmos




Figure 7 : Vgs vs gm/id for Nmos




Figure 8 : : Vgs vs gm/id for Pmos

Part 2: OTA Design

Use an ideal external **10uA** DC current source in your test bench

| Technology | 0.18um CMOS |
|---------------------------|-------------|
| Supply voltage | 1.8V |
| Load | 5pF |
| Open loop DC voltage gain | >= 34dB |
| CMRR @ DC1 | >= 74dB |
| Phase margin | >= 70o |
| CM input range – low | <= 1V |
| CM input range – high | >= 1.5V |
| GBW | >= 10MHz |

For CM input range – low <= 1V and CM input range – high >= 1.5V

The range is near to VDD then we will use Nmos 5T-OTA

$$GBW = \frac{g_m}{2\pi C_L}$$

$$g_m = 314.15 \mu S$$

$$\text{Open loop DC voltage gain} = g_m \cdot r_{on} // r_{op}$$

For simplicity we assume that $r_{on} = r_{op}$

$$\text{This Open loop DC voltage gain} = g_m \cdot r_o / 2$$

$$G_m / G_{ds} \geq 100$$

And we need g_m / I_D for input pair in MI the we need the g_m / I_D assume = 16

Then the $I_D \approx 19.6 \mu A$

We need the I_D multiplication of I_{ref}

$$\text{then } I_{SS} = 40 \text{ and } I_D = 20 \text{ multiplication of } I_{ref}$$

First we will design the input pair and then the pmos Load and then Current mirror

Design NMOS input pair :

Choose $gm/id = 16.37$ and $gm/gds > 100$ (To provide a safety margin that ensures the design remains robust and functional despite real-world manufacturing variations (PVT).)




Figure 9 : gm/gds VS gm/id for input pair Nmos

Then with this information we can get the W form ADT

Parameters:

- ID: 20u
- gm/ID: 16.62
- L: 450n
- VDS: 0.6
- VSB: 0.6
- Stack: 1

Results:

| Name | Value |
|---------|--------|
| 4 W | 20.48u |
| 5 VGS | 894.2m |
| 6 VDS | 600m |
| 7 VSB | 600m |
| 8 gm/ID | 16.37 |
| 9 Vstar | 122.2m |
| 10 fT | 2.054G |

Figure 10 : W and L for Input pair Nmos

W = 20.48 μ m L = 450 nm

Design the PMOS load :

$gm/id = 14$ and It is expected to be smaller than gm/id for nmos (**Because holes in PMOS have lower mobility than NMOS, gm/id for the same bias conditions.**)
and $gm/gds > 100$ (**To provide a safety margin that ensures the design remains robust and functional despite real-world manufacturing variations (PVT).**)




Figure 11 :: gm/gds VS gm/id for Pmos Load




Figure 12 : W and L for Pmos Load

W=30.55 μ m L= 390nm

Design the current mirror :

$$A_{vCM} = \frac{V_{out}}{V_{iCM}} \approx -\frac{1}{2g_{m3,4}R_{SS}}$$

CMRR >= 74dB

From ADT gm 3,4 = 275.7u

RSS >= 181.388 Kohm

Assume gm/id = 15 then gm = 600uS then gm/gds = 108.8

And we plot the gm/id VS gm/gds and find the point have gm/gds = 108.8




Figure 13 : gm/gds VS gm/id for CM

gm/id = 10.2

gm/gds = 108.4

► LUT Settings

ID ?

gm/ID ?

gm/gds ?

VDS ?

VSB ?

Stack ?

Results:

| | Name | TT-27.0 |
|---|------|---------|
| 1 | ID | 40u |
| 2 | IG | N/A |
| 3 | L | 500n |
| 4 | W | 9.8u |
| 5 | VGS | 842.7m |
| 6 | VDS | 600m |
| 7 | VSB | 0 |

Figure 14 : W and L for CM

W = 9.8 um , L = 500 nm , Vstar = 198.4 mV , gm =403.3

The Final table of Result :

| Transistor | W (μm) | L (μm) | gm (μS) | ID (μA) | gm/ID (S/A) | VDSsat (V) | Vov (V) | V* (V) |
|------------|--------|--------|---------|---------|-------------|------------|---------|--------|
| M1, M2 | 20.48 | 0.45 | 318 | 20 | 16 | 0.1 | 0.019 | 0.122 |
| M3, M4 | 30.55 | 0.39 | 275.7 | 20 | 14 | 0.143 | 0.143 | 0.143 |
| M5 | 9.8 | 0.5 | 403.3 | 40 | 10.2 | 0.1689 | 0.133 | 0.198 |

Tail CS in sat

$$V_{iCM} \geq V_{THN} + V_{ov1} + V_{ov5}$$

Input pair in sat

$$V_{iCM} \leq V_{DD} - |V_{THP}| - |V_{ov3}| + V_{THN}$$

$$1.0276 < V_{icm} < 1.7576$$

$$V_{icm_middle} = 1.4 \text{ V}$$

Schematic :




Figure 15 : Schematic of 5T-OTA




Figure 16 : Schematic for Part 3 simulation

OP Analysis :

| BSIM4v5: Berkeley Short Channel IGFET Model-4 | | | |
|---|-------------|-------------|-------------|
| device | m.x1.xm6.m0 | m.x1.xm5.m0 | m.x1.xm3.m0 |
| model | nmos_3p3.8 | nmos_3p3.8 | pmos_3p3.12 |
| id | 3.87837e-05 | 1e-05 | 1.93927e-05 |
| gm | 0.000399649 | 0.000101832 | 0.000274532 |
| gds | 3.87008e-06 | 7.87165e-07 | 2.14302e-06 |
| vgs | 0.839621 | 0.839621 | 0.852951 |
| vth | 0.713453 | 0.706409 | 0.777967 |
| vds | 0.526838 | 0.839616 | 0.85295 |
| vdsat | 0.164435 | 0.169221 | 0.118576 |

| BSIM4v5: Berkeley Short Channel IGFET Model-4 | | | |
|---|-------------|-------------|-------------|
| device | m.x1.xm4.m0 | m.x1.xm1.m0 | m.x1.xm2.m0 |
| model | pmos_3p3.12 | nmos_3p3.12 | nmos_3p3.12 |
| id | 1.93927e-05 | 1.93919e-05 | 1.93919e-05 |
| gm | 0.000274532 | 0.000321203 | 0.000321203 |
| gds | 2.14302e-06 | 3.38827e-06 | 3.38827e-06 |
| vgs | 0.852951 | 0.873151 | 0.873151 |
| vth | 0.777967 | 0.859766 | 0.859766 |
| vds | 0.85295 | 0.420198 | 0.420198 |
| vdsat | 0.118576 | 0.0960988 | 0.0960988 |

Figure 17: OP annotations

Is the current (and gm) in the input pair exactly equal?

M1 and M2 yes exactly equal

What is DC voltage at VOUT? Why?

$$V_{out} = V_{dd} - V_{ds4} = 1.8 - 0.85295 = 0.947 \text{ V}$$

$$V_f = V_{dd} - v_{ds3} = 0.947 \text{ V}$$

The DC voltage at **VOUT** is approximately **0.947 V** because the PMOS load (M4) is diode-connected, forcing its drain-to-source voltage to remain at **Vds(sat)**. Consequently, the output node voltage is set by

$$V_{OUT} = V_{DD} - V_{DS4(sat)} = 1.8 \text{ V} - 0.85295 \text{ V} \approx 0.947 \text{ V}$$

Since M4 is diode-connected to M3, **VOUT** tracks the voltage at the mirror node (**Vf**), maintaining this fixed offset from V_{DD} .

Diff small signal ccs :




Figure 18 : diff gain (in dB) vs frequency.

```
gain      = 5.784350e+01 at= 1.000000e+00
bw        = 1.738500e+05
gbw = 1.005609e+07
```

Figure 19 : gain & BW & GBW from simulation

Analytical :

DC gain = $gm_{1,2} \cdot ro_1 // ro_3$ from OP annotation

DC gain = 58.07

Bw = $1 / (R_{out} \cdot C_L \cdot 2\pi) = 176.066 \text{ KHz}$

| | Simulation | Analytical |
|--------------|------------|------------|
| Dc gain (dB) | 35.25 | 35.28 |
| BW (KHZ) | 173.85 | 176.066 |
| GBW (MHZ) | 10.05 | 10.22 |

CM small signal ccs:




Figure 20 : CM gain in dB vs frequency.

```
No. of Data Rows : 101
cmgain           = 5.479506e-03 at= 1.000000e+00
```

Figure 21 : Cm Gain From simulation

Analytical:

$$A_{vCM} = \frac{V_{out}}{V_{iCM}} \approx -\frac{1}{2g_{m3,4}R_{SS}}$$

$R_{ss} = r_{o6}$

$A_{vcm} = 0.00704835$

| | Simulation | Analytical |
|--------------|------------|------------|
| Cm Gain (dB) | -45.23 | -43 |

CMRR :




Figure 22 : CMRR in dB vs frequency at VICM at the middle of the CMIR.

Analytical

$$\text{CMRR} = A_{vd} / A_{cm} = 8236.8794 = 78.31\text{dB}$$

| | Simulation | Analytical |
|-----------|------------|------------|
| CMRR (dB) | 80.47 | 78.31 |

Diff large signal ccs:

VOUT vs VID Diff large signal




Figure 23 : VOUT vs VID Diff large signal

what is the value of Vout at VID = 0? Why?

$V_{out} = 0.947$ V

At $VID = 0$ the output node sits at the diode-connected PMOS gate/drain voltage

$$V_{OUT} \approx V_{DD} - |V_{SG4}|$$

the derivative of V_{OUT} vs V_{ID} .




Figure 24 : the derivative of V_{OUT} vs V_{ID} .

The peak of curve is 60.5 and the $A_{vd} = 57.8$ is very close to A_{vd}

The derivative of V_{out} vs V_{ID} peaks at the same value as A_{vd} because mathematically the slope of the transfer curve at the operating point is the small-signal gain.

CM large signal ccs (GBW vs VICM):




Figure 25 : GBW vs VICM

```
min_vincm = 9.007159e-01  
max_vincm = 1.784058e+00
```

Figure 26 : Range of V_{inCM} from simulation

If you are using NMOS input pair, body effect may cause CMIR to extend till VDD (why?).

Because the NMOS body is tied to the substrate (usually ground), increasing the V_{inCM} raises the V_{SB} , increasing V_{th} and allowing the input range to extend up to VDD.

PART 4: Closed-Loop OTA Simulation :

Schematic :




Figure 27 : Schematic of Closed Loop OTA

No. of Data Rows : 1

BSIM4v5: Berkeley Short Channel IGFET Model-4

| | | | |
|--------|-------------|-------------|-------------|
| device | m.x1.xm6.m0 | m.x1.xm5.m0 | m.x1.xm3.m0 |
| model | nmos_3p3.8 | nmos_3p3.8 | pmos_3p3.12 |
| id | 3.87785e-05 | 1e-05 | 1.99442e-05 |
| gm | 0.0003996 | 0.000101832 | 0.000279965 |
| gds | 3.878e-06 | 7.87165e-07 | 2.19261e-06 |
| vgs | 0.839621 | 0.839621 | 0.854925 |
| vth | 0.713455 | 0.706409 | 0.777961 |
| vds | 0.525482 | 0.839616 | 0.854924 |
| vdsat | 0.164434 | 0.169221 | 0.119879 |

BSIM4v5: Berkeley Short Channel IGFET Model-4

| | | | |
|--------|-------------|-------------|-------------|
| device | m.x1.xm4.m0 | m.x1.xm1.m0 | m.x1.xm2.m0 |
| model | pmos_3p3.12 | nmos_3p3.12 | nmos_3p3.12 |
| id | 1.88342e-05 | 1.99442e-05 | 1.88342e-05 |
| gm | 0.000266112 | 0.000328176 | 0.000314796 |
| gds | 2.95413e-06 | 3.47313e-06 | 2.57226e-06 |
| vgs | 0.854925 | 0.874506 | 0.867023 |
| vth | 0.779392 | 0.859422 | 0.858181 |
| vds | 0.407482 | 0.419579 | 0.867022 |
| vdsat | 0.118938 | 0.0969676 | 0.0938096 |

Figure 28 : OP annotation for Closed Loop OTA

Is the current (and gm) in the input pair exactly equal? Why?

For M1 and M2 the I_D and g_m is not exactly equal, because the amplifier's finite open-loop gain requires a small, non-zero differential voltage between the inputs to sustain the output, causing the two transistors to carry unequal currents (mismatch)

Calculate the mismatch in I_D and g_m .

$$\text{Mismatch \%} = \frac{|I_{D1} - I_{D2}|}{(I_{D1} + I_{D2})/2} \times 100$$

$$\text{Mismatch \%} = \frac{|19.94 - 18.83|}{(19.94 + 18.83)/2} \times 100 = \frac{1.11}{19.385} \times 100 \approx \mathbf{5.73\%}$$

$$\text{Mismatch \%} = \frac{|g_{m1} - g_{m2}|}{(g_{m1} + g_{m2})/2} \times 100$$

$$\text{Mismatch \%} = \frac{|328.2 - 314.8|}{(328.2 + 314.8)/2} \times 100 = \frac{13.4}{321.5} \times 100 \approx \mathbf{4.17\%}$$

Schematic to loop gain implementation




Figure 29 : Schematic to loop gain implementation




Figure 30 : loop gain in dB and phase vs frequency.

| | open-loop OTA simulation | Closed-Loop OTA Simulation |
|--------------|--------------------------|----------------------------|
| Dc gain (dB) | 35.24 | 34.8 |
| GBW ((MHz) | 10.05 | 10.083 |

The results are **very close** — the closed-loop case shows a **small DC gain drop** (35.24 → 34.8 dB) while **GBW** is essentially **unchanged** (10.05 → 10.083 MHz).

This **small gain loss** is **expected**: closing the loop and connecting the output back to the input introduces **loading**, a **small error** (non-infinite open-loop gain) and the **tiny differential input** needed to drive the loop, all of which reduce measured **DC gain** slightly.

Analytical :

$$R_{out} = r_{o2} || r_{o4} = 388.8k || 338.5k = 181.4 k\Omega$$

$$Dc \text{ gain} = 20\log(59.5) = 35.49 \text{ dB}$$

$$Bw = 1/2\pi \cdot cl \cdot R_{out} = 175.474 \text{ KHz}$$

$$GBW = 10.44 \text{ MHz}$$

| | Closed-Loop OTA Simulation | Analytical |
|--------------|----------------------------|------------|
| Dc gain (dB) | 34.8 | 35.49 |
| GBW ((MHz) | 10.083 | 10.44 |

```

No. of Data Rows : 401
gain_crossover_freq = 9.549225e+06
phaseatzerogain     = 9.006710e+01
pm = 8.993290e+01
binary raw file "stb.raw"
  
```

Figure 31: PM from simulation

This table shows that your final 5T-OTA design successfully meets or exceeds all the required performance targets.

| Specification | Requirement | Achieved Result | Status |
|-----------------------|-----------------------|-------------------|--------|
| DC Voltage Gain | $\geq 34 \text{ dB}$ | 35.25 dB | ✓ |
| Gain-Bandwidth (GBW) | $\geq 10 \text{ MHz}$ | 10.05 MHz | ✓ |
| CMRR @ DC | $\geq 74 \text{ dB}$ | 80.47 dB | ✓ |
| Phase Margin | $\geq 70^\circ$ | $\sim 89.9^\circ$ | ✓ |
| CM Input Range (Low) | $\leq 1 \text{ V}$ | 0.90 V | ✓ |
| CM Input Range (High) | $\geq 1.5 \text{ V}$ | 1.78 V | ✓ |