


2006 → ARM cortex




Compare between ATmega32 &amp; STM32 F103C8

	ATmega 32	STM32 F103C8
Instruction Set	8 bit "word"	32 bit "word"
freq. max	16 MHz	72 MHz
RAM	2 KB	70 kB
I/O Pins	32 I/O pins	<u>32 I/O pins + 3 I/O pins</u>
Timers	3	<u>3 GPT + 1 PWM + 1 RTC</u> <u>+ 2 WDT + 1 systicl. "inside pr"</u>
UART	1	<u>3 UART</u>
SPI	1	?
I <sup>2</sup> C	1	2

DATE //

OBJECT

A/Dc	8 channel Resolution 10 bit	10 channel Resolution 12 bit
CAN	X	✓
DMA	X	✓
I2C in circuit debugger	X	✓
MPU	X	✓
Memory Protection unit		
Power consumption	5 V	3.3 V
Cost	0.7 \$ 3 \$ → <u>Industrial Kit Ed</u>	0.7 \$ 1.7 \$ vs for industrial



\* NVIC → Nested Vector interrupt control.

\* MPU → Memory Protection unit.

\* ICD → in circuit debugger.


\* I.bus → instruction bus → flash

\* D.bus → Data bus → flash

\* S. bus → system bus ↗ SRAM ↘ ROM memory

\* how to connect other things outside Processor

→ serial/parallel and synchronous/Asynchronous



AHIB → CPU = 72 MHz → full duplex


APB1 → 36 MHz → half duplex

APB2 → 72 MHz → half duplex


## Register Bank

- 1) GPR  $\rightarrow$  General Purpose Register  $\Rightarrow R_0 \rightarrow R_{12}$   
 532 bit  
 Run Time 6 nibbles  $\rightarrow$  32 bits  $\rightarrow$  32 bits
- Ex  $\rightarrow z = x + y \rightarrow$  In  $R_0, x, y$   
 $\in R_1, R_2$   
 in  $R_3, R_4 + R_5$   
 out  $z, R_6$

- 2) Stack Pointer (SP)  $\rightarrow R_{13}$



- 3) Link Reg  $\rightarrow R_{14}$



- 4) PC  $\rightarrow$  Program Counter  $\rightarrow R_{15} \rightarrow$  address next instruction to be execute

- 5) PSW  $\rightarrow$  Program Status Word  $\rightarrow R_{16}$

(N, Z, C, OV)  $\rightarrow$  flags

6) interrupt mask(flag)  $\rightarrow$  R17

3 bit

no 6 bits

1- PR1 mask (1 bit)  $\rightarrow$  0

$\searrow$  1  $\rightarrow$  disabled all interrupt except non maskable  
interrupt "NMI"  $\rightarrow$  Reset or hard fault  
 $\searrow$  logic 0  $\rightarrow$  0

2- Fault mask (1 bit)


$\hookrightarrow$  disabled all interrupt + hard fault except (NMI)

3) Base PR1 (1 bit)  $\rightarrow$  disabled all interrupt of lower Priority level.

Priority

7) Control Reg

Control [1]  $\rightarrow$  stack status



M1 D<sub>u</sub> S<sub>i</sub>

Control [0]  $\rightarrow$  Access level

Privilege

User

interrupt

do

call function

function

return transfer

return

return

## Operation Modes

1) Access mode

Priority user

2) Processor mode

→ Thread (task), handler (ISR)  
no interrupt interrupt

→ handler → privilege

→ Thread → privilege, user

(Ex)

Privilege  
handler

Privilege

Task

User Task

ISR


DSP

user mode

switch  
to privilege level

## State Machine

interrupt



control reg


User  
Thread

1)  $\Rightarrow$  GPIO at STM32 F103C8 based on ARM cortex-M3

\* Specification

- 1) Output state  $\rightarrow$  Push Pull / open Drain
- 2) Input state  $\rightarrow$  Pull up/down
- 3) Floating
- 4) analog input (to ADC or out from ADC)
- 5) high flexible Pin multiplexing using alternating fun.
- 6) Bit set & Reset register for bitwise atomic write access
- 7) Fast Toggle every Two cycle
- 8) Speed Selection for output Pins
- 9) Locking mechanism
- g) all Pins have external interrupts.

$\Rightarrow$  Transistor



Push Pull  $\rightarrow$  P-MOS & P-MOS.

Port  $\rightarrow$  16Pin  $\rightsquigarrow$  0  $\rightarrow$  15

- \* GPIO Modes → floating mode
- \* Input mode → analog mode  
Pullup/Down mode
- \* Output mode → open drain  
Push Pull  
alternate open Push-Pull  
" " open drain } with different speed (2, 10, 50)

### GPIO Register → Memory mapping

- \* Port base address → PortA = 0X 4001 0800  
PortB = 0X 4001 0C00  
PortC = 0X 4001 1000
- \* Offset Reg → CRL → 0X 00 → IDR = 0X 08 → BSRR = 0X 10  
CRH → 0X 04 → ODR = 0X 0C → BRR = 0X 14  
LCKR = 0X 18

$$\therefore \text{Port Register} = \text{Port base address} + \text{offset}$$

- \* During & just after reset I/O ports configuration is input floating mode

GPB Res

1) GPIoT-CRL → Configuration Reg.

Cnf

CNF bits (2,3,6,7,10,11,14,15,18,19,22,23,26,27,30,31)  $\rightarrow$  Port Configuration bit  
input  $\downarrow$  output

**MODE(1, 4, 5, 8, 12, 13, 16, 17, 20, 21, 24, 25, 28, 29) → Port mode bits.**

~~CPL → for Pin num <= 7~~

~~CRH → for Pin Num <= 15~~

2) GPIOx CRH  $\rightarrow$  Configuration Register High.

3) GPIOx IDR → input data register

~~Box~~ IDR → input data register  
bits → 16 → 31 → Reserved must be kept in reset value

bits  $\rightarrow$  0  $\rightarrow$  15  $\rightarrow$  are Read only & contain input value

9) GPIOx->ODR → output data register

bits  $\rightarrow$  16  $\rightarrow$  31  $\rightarrow$  Reserved

$\text{bits} \rightarrow 0 \rightarrow 15 \rightarrow$  Can be Read or write by S.W

**Note** in atomic bit set/reset → Can be set & clear by written GPIOX - BSRR

⑤ GPIOx-BSR → ~~Port~~ bit Set/reset register

bits(16 $\rightarrow$ 31) BR  $\rightarrow$  bit reset  $\rightarrow$  0  $\rightarrow$  decision

→ 1 → Reset The corresponding bit       $\oplus DR_X$

$\text{bit}(0 \rightarrow 15)$  PS  $\rightarrow$  bit set  $\rightarrow 0 \rightarrow$  no action

→ 1 → set a DRX bit

6)  $\text{GPIOx\_BRR} \rightarrow$  bit reset register "clear bit"

bit  $\rightarrow$  16  $\rightarrow$  31  $\rightarrow$  Reserved

bits  $\rightarrow$  0  $\rightarrow$  15  $\rightarrow$  BRR  $\rightarrow$  0  $\rightarrow$  no action

→ 1 → Reset Pin -

DATE / /

OBJECT

7) GPBox - LCKR → Port Configuration Lock Regis Ker

sequence bits  $\rightarrow 17 \rightarrow 31 \rightarrow$  Reserved

bit 16 [LCKK]  $\rightarrow$  lock key  $\begin{cases} 0 & \rightarrow \text{not active} \\ 1 & \rightarrow \text{active} \end{cases}$

lock key sequence

1 - write 1 2 - write  $\rightarrow 0$  3 - write 1 4 - Read 0 5 - Read 1

\* note  $\rightarrow$  at writing seq the value of LCK[6  $\rightarrow$  15]  $\rightarrow$  must not change

bits  $\rightarrow 0 \geq 15$  (LOCK)  $\rightarrow 0 \rightarrow$  not locked  
 $\rightarrow 1 \rightarrow$  locked


## 2 → NVIC → Nested Vector interrupt controller.

### EXCEPTION

- event that cause change to program flow
- exception handler → executed when exception happen

### Interrupt

- one type of exception generated from (Peripheral, external pins, triggered by s.w)
- ISR → interrupt service routine executed when interrupt fire
- interrupt disable
- interrupt mask → Pending



IRP → interrupt request

NMI → Non Maskable interrupt

↳ clock security system

~~Security~~

~~System Control Block~~

~~Secure~~

### \* Vector Table

1 - Array of data

2 - Relocatable Controlled by program register [ VTOR ] offset reg

↳ SCB

↳ System Control Block

## \* Vector Table for STM32

Position  $\rightarrow 0 \rightarrow 59$  + 18 Position  $\rightarrow$  reserved

Priority start from  $\underline{\underline{7}} \rightarrow \underline{\underline{6}}$

Base address  $\rightarrow 0x\text{E000E100}$

## Registers

1) NVIC-ISER  $\rightarrow$  interrupt set Enable Register.

ISER[0]  $\rightarrow$  ISER[2]  $\rightarrow$  3 Register

0  $\rightarrow$  0  $\rightarrow$  31

1  $\rightarrow$  32  $\rightarrow$  68

2  $\rightarrow$  64  $\rightarrow$  67

} Mapping of interrupt


ISER  $\begin{cases} \text{write} \rightarrow 0 \rightarrow \text{no effect} \\ \text{Read} \rightarrow 0 \rightarrow \text{int disable} \end{cases}$  }  $\begin{cases} 1 \rightarrow \text{Enable} \\ 1 \rightarrow \text{interrupt Enable} \end{cases}$

## Sequence To Set Enable

$\rightarrow$  1) IR  $\phi 182 \rightarrow$  Reg-Index

Reg-Index  $\times 32 =$  value


IR  $\phi -$  value  $\rightarrow$  bit  $\underline{\underline{11}}$



in code

# loc\_RegIndex = RRP182

NVIC  $\rightarrow$  ISER[RegIndex]  $= (1 \ll (\text{ISER } \& 31))$



2) NVIC-ICER  $\rightarrow$  interrupt clear Enable Reg

3  $\rightarrow$  Register

Sequence To clear  $\rightarrow$

Set  $\underline{\underline{11}}$  to 0

3) NVIC - ISPR → interrupt Set Pending Register  
 → 3 Registers  
 Sequence →

4) NVIC - ICPR → interrupt clear Pending register.  
 → 3 Registers  
 Sequence →

5) NVIC - IABR → interrupt Active Bit Register "read only" → return  
 → 3 Registers (0 → 2)  
 0 → not active  
 1 → Active  
 Get Active

6) NVIC - IPR → interrupt Priority Register  
 → 16 Reg → 0 → 15 → IP[0] → IP[67]  
 [0:7] → byte offset 0  
 [8:15] → < = 1  
 [16:23] → < = 2  
 [24:31] → < = 3

\* Note [0:3] → read zero & ignore write  
 so need [cc 4] to ref priority.

7) NVIC - STIR → SW Trigger interrupt Register "write only"  
 Bits 19:21 → reserved  
 Bit 0:8 → SW generated interrupt ID

\* To initialize NVIC → by going to SCB System Control block.

→ SCB - AIRCR → Application interrupt and reset control register

1 - Bit [16:31] → Vector key → Read → 0xF0A0 0000  
 ↳ Register key → Write → 0xF0A0 0000.

2 - Bits [8:10] → interrupt group priority  
 → split group priority from Sub Priority.

~~3) DMA~~

### 3) DMA $\Rightarrow$ Direct Memory Access

#### $\rightarrow$ Introduction

- Provide high speed data Transfer between Peripheral & memory
- 2- data can moved without CPU action.

#### $\Rightarrow$ Features.

- 1- Two DMA with 12 channel stream request ( $7 \rightarrow \text{DMA1}, 5 \rightarrow \text{DMA2}$ )
- 2- Priorities are SW programmable (low, medium, high, very high)
- 3- Source & destination Transfer Size (byte, half word, word)
- 4- Circular buffer
- 5- 3 event flag (half tran, complete transfer, transfer error)
- 6- Mem to mem
- 7- Per to mem, Per to Per, Mem to Port
- 8- Access to (Flash, SRAM, APB1, APB2, AHP Peripherals)
- 9- No of data  $\rightarrow 0 \rightarrow 65536$  (16 bit)

## DMA functional description

### 1) DMA Transaction

- 1- Peripheral send request signal to DMA Controller
- 2- Controller serves request depend on channel Priority
- 3- acknowledge send
- 4- Peripheral releases request after acknowledgement from controller

### 3) Operation

- loading  $\rightarrow$  data from Pro/Mem through Pre/Mem register 'CPAR, CMAP'
- storage  $\rightarrow$  data loaded into data register
- Post decrement  $\rightarrow$  contain no of transaction that have still to perform

3) **Arbiter** → Manage channel request depend on Priority.

Two option → SW or HW for manage.

1 → SW → at CCR register "Low, medium, High, very High"

2 → HW → in case of **(Two)** request have same SW priority

so channel with lowest number get high priority.

3) **Programmable Size** → are control through Psize & msize  
at CCR register.

4) **Pointer increment** → depend on PINC & MINC → CCR reg  
1, 2, 4 depend on chosen size to get data transfer right.

5) **Circular Mode** → handle circular buffer & continuous data flow (ADC) → Enable or disable at CCR register

6) **Memory to memory mode** → can work with triggered by request  
and don't need to select channel  
Just enable by SW at CCR reg

\* **Programmable data width & alignment** → depend on

1 - Source Port width (byte, half word/word).

2 - destination " "


3 - NDF → No of data items to transfer

7) **Error management**


8) **interrupt**

⇒ State Machine

### 1) Peripheral to memory



2) memory to Periphra



Memory Side

⇒ DMA Registers → Base address 0x40020000

- 1- DMA-ISR → interrupt status register { → control DMA
- 2- DMA-IFCR → .. flag clear register { → Peripheral

3- CCR → channel Configuration reg

4- CNDTR → channel no of data reg

5- CPAR → channel Peripheral address reg

6- CMAR → .. memory

} Control channel register

⇒ for clearing Global interrupt flag ⇒ IFCR no

~~32 bit~~ → 28, 29, 30, 31 → reserved → 1111 → 15

DMA → IFCR = (15 << INT Number)

for FA INT → 15 << 0 → 15 → 32 bit → 11100000000000000000000000000000

L16S

SAGDA

~~\*Flow Work~~

- 1- Enable DMA Clock in RCC "AHBENR" register
- 2- disable DMA Stream "channel"  $\rightarrow$  CCR
- 3- select DMA channel "set priority"
- 4- select Transfer Mode
- 5- set memory element size  $\rightarrow$  MSize (6, 16, 32)  $\rightarrow$  CCR
- 6-  $\leftarrow$  Peripheral =  $\leftarrow$   $\rightarrow$  PSize (6, 16, 32)  $\rightarrow$  CCR
- 7-  $\leftarrow$  Memory address increment  $\rightarrow$  MINC ( ~~CCR~~ CCR  $\rightarrow$  en/dis)
- 8-  $\leftarrow$  Peripheral  $\leftarrow$   $\leftarrow$   $\rightarrow$  PINC ( CCR  $\rightarrow$  en/dis)
- 9- set circular mode  $\rightarrow$  CIRC ( CCR  $\rightarrow$  en/dis)
- 10- Set interrupt handler for 3 event  $\rightarrow$  CCR & TCIE, HTIE, TEIE

## DMA Configuration Summary

DMA Transfer Mode	Source	Destination	Flow controller	Circular mode
Peripheral to memory	AHB Per Port	AHB mem Part	DMA Peripheral	Possible forbidden
Memory to Peripheral	AHB mem Part	AHB Per Port	DMA Peripheral	Possible forbidden
Memory to Memory	AHB Periphered Port	AHB mem Port	DMA only	forbidden

## 4) RCC → Reset clock control.

- 1- Processor clock      2- Peripheral clock      3- Reset management.  
 buses → AHB OR APB


→ Three clock source

1- HSE → high speed external clock

2- HSI → high speed internal clock

3- PLL → Phase locked loop

HSI & HSE → PLL



→ basic Sequence

1- Enable bit every clock

2- Each clock has Ready Flag

3- if PLL is on

  a- PLL source

  b- PLL multiplier

4- To make current clock off → switch to another clock & wait for ready flag

→ Three Types of Reset

- 1- System Reset
- 2- Power Reset
- 3- Backup domain's Reset

1) System Reset → reset all registers value (except)

Reset Flags & register in Backup domain

- generated when

1- Low level NRst Pin

2- windows watchdog (WWDG).

3- independent (IWDG)

4- S.w Reset

5- low Power management Reset.

→ S.w Reset → SysResetReq bit → must be set to force Software Reset.

→ low Power management

1- Standby mode → nRST-STBY bit

2- STOP mode → nRST-STOP bit

→ Power Reset

1- Power (on/down) Reset

2- exiting standby mode

→ Backup domain

1- S.w Reset → BDRST → RCC-BDCR

2- VDD or VBAT Power on

## Clocks

1- HSE

2- HSI

3- Pll

## Frequencies

1- LSI RC → low speed internal RC → 40 KHZ  $\uparrow$  auto wakeup


2- HSI RC → high speed external RC → 82,768 KHZ → real time clock (RTC)

1- HSE clock

Two source

1- HSE external crystal/ceramic resonator

2- HSE user external clock



→ external source → freq up to 25 MHz → HSE bypass

→ // crystal/ceramic → 4 → 16 MHz

2- HSI clock → internal 8 MHz RC

- can be used as system clock

- or divided by 2 to use as PLL source

3- PLL → source  $48 < \text{PLL} < 72 \text{ MHz}$

1- multiply HSI RC → at first  $\frac{\text{HSI}}{2}$  Then multiply.

2- HSE crystal

### \* RTC clock

→ LSE RC

→ LSIRC

→ HSE/128

} used as RTC clock

### \* clockout Port Capability $\approx \text{MCOPin}[2:0]$

- SYS CLK

- HSE


- HSE

- PLL CLK divided by 2

→ Control flow

1.


choose system clock option



CR, CFGReg register, control

2- Set correction factor → CR Register

3- MCO PIN option



4- clock security option → Enable / disable

5- Set AHB prescaler → CFGR Reg

6- set APB1 prescaler → CFGR Reg

7- set APB2 prescaler → CFGR Reg

8- Set ADC prescaler → CFGR Reg

Enable clk for buses → Set bits

→ 1- AHB → AHBENR

2- APB1 → APB1ENR

3- APB2 → APB2ENR

for disable → clear these bits ↵

- RCC Reg base add  $\rightarrow$  0x40021000
- 1-CR  $\rightarrow$  clock control Register
  - 2-CPGR  $\rightarrow$  configuration register
  - 3-CIIR  $\rightarrow$  clock interrupt reg
  - 4-APB2RST  $\rightarrow$  APB2 Peripheral reset Reg
  - 5-APB1RST  $\rightarrow$  APB1 " "
  - 6-AHBENR  $\rightarrow$  AHB  $\leftrightarrow$  clock enable Reg
  - 7-APBLENR  $\rightarrow$  APB1  $\leftrightarrow$  " "
  - 8-APB2ENR  $\rightarrow$  APB2 = " "
  - 9-BDCR  $\rightarrow$  Backup domain Control reg
  - 10-CSR  $\rightarrow$  Control / Status Reg.

## $\Rightarrow$ System CLK

### RCC-HSI

1- Enable bit

Set  $\rightarrow$  CR  $\rightarrow$  HSION  $\rightarrow$  bits

2- wait Ready Flag  $\leftrightarrow$  booting "

CR  $\rightarrow$  HSIRDY  $\rightarrow$  bit 1

3- SW  $\rightarrow$  system clock switch "clear

$\Leftrightarrow$  Bit 1,0  $\rightarrow$  00  $\rightarrow$  Hsi Select

### RCC-HSE

1- Enable bit

Set  $\rightarrow$  CR  $\rightarrow$  HSEon  $\rightarrow$  bit 16

2- wait Ready flag

CR  $\rightarrow$  HSERDY  $\rightarrow$  bit 17

3- SW  $\rightarrow$  sys CLK switch

1  $\rightarrow$  select HSE

### RCC-HSE-RC

1- Enable bit

CR  $\rightarrow$  HSEon

2- wait Ready flag

CR  $\rightarrow$  HSERDY

3- Set HSE bypass

4  $\rightarrow$  CR  $\rightarrow$  HSEBYP  $\rightarrow$  bit 18

4- sys CLK switch

1  $\rightarrow$  for HSE

**RCC-PLL**

- 1 - clear multiplication factor at first → CFGCR
- 2 - Set  $\times 2 \rightarrow \times 16$
- 3 - check for PLL source
  - a - PLL  $\Rightarrow$  HSI / 2  
Enable → HSI on at CR  
CIR → PLLSRC = CFGCR → choose HSI
  - b - PLL - HSE  
Enable → HSE on → CR  
Set → PLLSRC → CFGCR → HSE select
  - c - PLL - HSE / 2  
Enable → HSE on  
Set → PLLSRC  
Set → PLLXTPRE → Hse CLK divided by Two
- 4 - Enable bit → PLL on → CR
- 5 → wait Ready flag
- 6 → sys clk switch → 2 → ~~PLL~~ PLL Select

DATE / / OBJECT / /

119 119

5) AfIo → Alternate function I/O  
→ optimize number of peripheral available  
→ remap some Af function to another Pins.

Af Reg → Base → 0x40010000

1- EVCR → event control Register

2- MAPR → Remapping & debug I/o configuration Reg

3- EXTCR[4] → Ext interrupt Reg

4- MAPR2 → Remapping & debug I/o config Reg 2

### \* Workflow -

#### Line Configuration

1- get Reg Index → Line 1/4

2- get offset → Line 0/4

3- offset \* = 4

4- clear 4 first bit at EXTCR by offset & Exticlearline(0XF)

5- set them again with port off ~~test~~ << offset.

6) EXTI → External interrupt event controller.

### Features:

- 1. Independent Trigger & mask on each interrupt event.
- 2. Status bit for Int line.
- 3. Up to 20 interrupt requests

\* Trigger event → 1- Rising      2- Falling      3- Both (Rising & Falling)

\* Wakeup management → handle internal/external event "WFE".

1. Enable interrupt in Peripheral Control Register

2. Configure Ext/int EXTI line in event mode To resume wfe.

"WFE" → wait for event.

### Functional

- Enable interrupt line
  - Enable interrupt bit in Mask Register → for interrupt
  - for event
  - Programming Two Register with edge select
- S.W
- Set interrupt/event register

Hw interrupt

Hw event

S.W

- |  |                             |                                 |
|--|-----------------------------|---------------------------------|
| + Configuration mask bit<br>IMR → Reg                | 1- Config mask bit<br>EMR   | 1- Config mask bit<br>IMR / EMR |
| 2- Config Trigger Selection<br>RTSR & FTSR → Reg     | 2- Config Trigger Selection | 2- set required bit (SAVREN)    |
| 3- Config & Enable mask bit<br>That control NVIC IRQ |                             |                                 |

- |                             |                                 |
|-----------------------------|---------------------------------|
| 1- Config mask bit<br>EMR   | 1- Config mask bit<br>IMR / EMR |
| 2- Config Trigger Selection | 2- set required bit (SAVREN)    |

- |                                 |                                 |
|---------------------------------|---------------------------------|
| 1- Config mask bit<br>IMR / EMR | 1- Config mask bit<br>IMR / EMR |
| 2- set required bit (SAVREN)    | 2- set required bit (SAVREN)    |

16 External Int/Event

PA0  
PB0 } EXTI 0 and  
PC0 } EXTI 1 and  
SAGDA

PA15  
PB15 } → EXTI 15  
PC15

EXTI 16 → PVD  
= 17 → RTC

EXTI 18 → USB  
= 19 → Ethernet

- \* EXTI Register → Base → 0x40010400
- 1- IMR → interrupt mask register
- 2- EMR → event mask register
- 3- RTSR → Rising Trigger Selection Reg
- 4- FTSR → Falling "
- 5- SAIER → S.W interrupt/event Reg
- 6- PR → Pending register

### \* Control flow instructions

#### 1- for initialize

- 1- Reset Registers value at first
- 2- un mask C interrupt line → clear → IMR
- 3- Select Trigger option

##### a- Rising edge

Set → RTSR & CLR → FTSR

##### b- Falling edge

Set → FTSR & CLR → RTSR

##### c- both

Set → RTSR & Set FTSR

- 4- Enable or disable line → DMR → Reg

- 5- S.w trigger → Set → SAIER → Reg

- 6- clear Pending flag → PR Register → To know if trigger occurred

## 7) Systick Timer (STK)

→ 24 bit system timer count down from reload value to zero

→ STK source → AHB "Processor clock"  
    ↳ AHB/8

$$\rightarrow \text{Time unit} \begin{cases} \rightarrow \text{ms} \rightarrow \text{load value} = \frac{\text{Time enter}}{\text{clock source}/1000} \\ \rightarrow \text{us} \rightarrow \text{load value} = \frac{\text{Time enter}}{\text{clock source}/1000\ 000} \end{cases}$$

equation

→ STK Reg → Base → ~~0x~~ E000E010

1 - CTRL → Control & status Register

2 - Load → Reload Value Register

3 - VAL → Current Value Register

4 - CALIB → Calibration Value Register

→ Control Flow

1) → Initialize

1 - Reset Register Value

2 - Check for STK Source

a - AHB Source

Set → CTRL → CLKSource → bit 2 / GlobalClocks AHB Source.

b - AHB/8 Source

CLR → CTRL → CLKSource → bit ? / GlobalClocks AHB/8 SOURCE.

2) → Set Count

1 - switch Time unit.

local value → equation

→ Load Reg = local value

2 - Timer initialize To count → Set → CTRL → Enable Counter →

3 - check for Counting Flag → CTRL → bit 16

4 - Stop Timer

**3) Periodic interval**

- 1- Switch for unit & load value
- 2- Enable timer
- 3- Enable interrupt ( $CTRL \rightarrow \text{trigger bit 1}$ )
- 4- Call back fun

**4) Single interval**

- 1- disable Counter
- 2- clear value Register  $VAL \leftarrow 0000\ 0000$
- 3- switch for unit & load value
- 4- Enable timer
- 5- Enable interrupt
- 6- Call back

**5) stop STC**

- 1- stop Counter
- 2- disable interrupt

**6) Resume STC**

- 1- Enable Counter
- 2-  $\leftarrow$  interrupt

**7) start STC**

- 1- clear "VAL" Reg
- 2- load  $\rightarrow$  Reg with max  $0xFFFF\ FFFF$
- 3- Enable Counter

**8) get elapsed Time**

- 1- Calculate local Value  
 $Value = Load Reg - VAL Reg$
- 2- switch for unit & calcu  
 $Elapsed Time = Value \times \frac{\text{clock}}{1000} \text{ ms}$
- 3- return elapsed time

**9) get Remaining Time**

- 1- Calculate local Value  
 $Value = VAL Reg$
- 2- switch for unit & get remaining time
- 3- return remaining time

### 8) Timer

- Tim 1 & Tim 8 → advanced Timer
- Tim 2 → Tim 5 → GPT
- Tim 9 → Tim 14 → GPT
- Tim 6 & Tim 7 → Basic Timer

#### Features

↳ advanced Timer (1 & 8) & GPT & Basic Timer

- 16 bit reload (Up, down & Up/Down)

- measure Pulse length

- Generate waveform (Output Compare, PWM)

- independent & not share any resource

- 4 channels for → 1- input capture 2- output compare

3- PWM generation 4- one pulse mode

- interrupt/DMA generation on

1- update counter (overflow/underflow)

2- trigger event 3- input capture 4- output compare.

5- break input.

#### \* Functional

- 1- Time base unit → Counter Reg (Cnt)
- 2) Prescaler Reg (PSC)
- 3- auto Reload Reg (~~PSC~~) ARR
- 4- Repetition (RCR)

#### Steps:

1- writing or reading on auto Reload Register

2- Preload register transfer into shadow register

3- Update event sent after (overflow / down counting / underflow)

4- enable CEN in RCR → refer to slave mode controller.

## \* Timers Modes

### 1. Input Capture Mode:

- Capture/Compare register used to latch value of Counter.
- When Capture occur flag in SR Reg "CCXIF" is set
- If Capture occur while "CCXOF" is set → The over flag "CCXOF" is set

### steps to detect capture

- 1- Select active input "CCRI" must be linked
- 2- Write CCIS to config channel to be input
- 3- Program input filter "ICRF" in CCMR Reg
- 4- Select edge of active ? (CCER<sup>+</sup> Reg)
- 5- Enable Capture from Counter & CCER<sup>+</sup> Reg
- 6- Enable interrupt request

### as soon as capture occurs

- 1- CCRI → gets value of Counter
- 2- CCIF Flag is set & CCOF Flag is set at Captur occurs when CCIF is high
- 3- interrupt generated "CCIE"
- 4- DMA request generated. } EGR Reg

### 1. Pwm input mode → Case of Input Capture

by select active Polarity as first rising then falling  
or read duty cycle

## 2-output compare mode

- used to control output data format

→ when match occur

- When match occur
    - 1. assign output Pin(CCPRX) Reg to
      - Set active
      - Set inactive
      - Toggle

2. Set flag in (SR Reg)  $\rightarrow$  CCX If

2 - generate interrupt of DIER register

4-4 DNA request at DIER register

steps to get into this mode

- steps to get into 1ms mode

  - Select Counter clock (internal / external / Prescaler)

& write data at APR by ccRx RG

3- Select and put mode at match (Edit, disable / F999c)

4- Ext GxTF in IR of

5- Enable Counter  $\rightarrow$  CRI Reg

B-Pwm = pulse width modulation

$\rightarrow$  freq  $\rightarrow$  ARR

$\rightarrow$  duty cycle  $\rightarrow CCRX$

- Can select independently on each channel

- Preload register Transfer to shadow Register when update event

before start Counter

\* initialize all register → set UG at EGR Reg

- Set Polarity  $\rightarrow$  CGP  $\rightarrow$  CCR Reg as active high or active low

→ aligned mode

\* Pwr → aligned mode  
\* Pwr → center aligned mode → depend on cms bit in CRL Register

aligned node → up count  
aligned node → down count

$\xrightarrow{\quad} DIR \rightarrow CPI$

Centralised mode  $\rightarrow$  active when CMS bits are different from 00.

DATE / /

OBJECT

Timer Reg → Base add ress → memory MAP at datasheet

1) Advanced Timer

CR1

CR2

SMCR

DIER

SR

EGR

CCMR1

CCMR2

CCER

CNT

PSC

ARR

RGR

CCR1

CCR2

CCR3

CCR4

BDTR

OCR

DMAR

2) Basic Timer

CR1

CR2

DIER

SR

EGR

CNT

PSC

ARR

3) GPT

CR1

CR2

SMCR

DIER

SR

EGR

CCMR1

CCMR2

CCER

CNT

PSC

ARR

CCR1

CCR2

CCR3

CCR4

OCR

DMAR

**→ Control Flow**

- 1- Timer Configuration
- 1- Reload value
- 2- Counter direction
- 4- interrupt
- 2- Timer ID
- 5- Call back (QRO)

**2- Enable Timer**

- 1- switch (Timer ID)
- 2- set (Tim ID → CR1 → **(CEN)**) → Counter Enable

**3- disable Timer**

- 1- switch (Timer ID)
- 2- clear (Tim ID → CR1 → **CEN** → Counter disable)

**4- Set reload value**

- 1- switch (Timer ID)
- 2- Tim ID → ARR Reg → entered value

**5- initialize Timer**

- 1- disable Timer at first

- 2- set Reload value

- 3- set Interrupt update → DIER → UIE "bit 0"

- 4- set ~~Call back~~ counter direction DIR → CR1 → bit 4 → ↑ → up

- 5- set Call back

- 6- Enable interrupt

- 7- Enable Timer

DATE / / OBJECT  
9) **FPEC** → Flash Program erase controller.  
handle the programming & erasing operation on flash  
7 → Registers  
\* Key values → RDPR1 Key = 0X00A9  
  Key1 = 0X45670123  
  Key2 = 0XCDDEF89AB  
operation → 1- program flash    2- program Halfword  
3- erase Page    4- erase Area    5- erase mass    6- onebyte Programming

**FPEC Reg** Base → 0X 40022000  
1- **ACR** → Flash Access Control Register  
2- **KEYR** → key register  
3- **OPTKEYR** → option byte key reg's 19  
4- **SR** → Status Reg  
5- **CR** → Config Reg  
6- **AR** → address Reg  
7- **OBR** → Option byte Reg  
8- **WRR** → write protection Reg

## 1- unlock Flash memory Sequence

- 1- check for lock bit for CR Register bit 7  
→ KEYR = Key1  
→ KEYR = Key 2

## 2- Flash Programming

- 1- Read Flash lock Sequence
- 2- Set PG at CR
- 3- Perform halfword write
- 4- check for Bsy at SR → Flash Busy or not
- 5- Set Eof at SR
- 6- CLR PG at CR

DATE / /

OBJECT

### 3- Flash memory erase

#### 1- Page erase

- 1- check for Bsy at sR
- 2- check for lock sequence
- 3- Set PER at CR Reg
- 4- Set start erase (CR Reg)
- 5- check for Bsy
- 6- disable erase
- 7- Set Eof
- 8 → CLR PG

#### 2- mass erase

- 1- check for Bsy
- 2- lock sequence
- 3- Set MER at CR Reg
- 4- Set start erase → CR Reg

### 3- erase Area

- 1- Set first & last Page in Area
- 2- Loop for Page erase

### 4- one byte option

#### Programming

- 1- check on Bsy
- 2- check for lock sequence "OPTKEYR"
- 3- unlock OPTWRE → CR
- 4- Set OPTPG → CR
- 5- write data Halfword
- 6- check for Bsy
- 7- Set Eof → CLR PG

#### erase

- 1- check for Bsy
- 2- Set OPTWRE
- 3- Set OPTER
- 4- Set start erase
- 5- check Bsy
- 6- Set Eof, CLR PG

10) **CISART** → universal synchronous Asynchronous Receiver Transmitter

- Point to Point
- Full duplex
- Synchronous & Asynch.
- Peer to Peer
- serial.
- wide range baud rate.
- NRZ asynch Serial data format
- Data word length 8, 9 bits
- support for 1 stop bit
- Separate enable bit for TX & RX
- 3 Transfer detection flag → Receive buffer full
  - Transmit buffer full
  - End of transmission flag
- Parity control → Transmit Parity bit
  - check parity of Received data
- 4 error flag
  - overrun error → frame error
  - noise error → parity error

### \* Functional of Rx & Tx

- 1- Idle Priority for TX or RX
- 2- Start bit
- 3- Data word "LSB"
- 4- Stop bits
- 5- baud rate
- 6- Status Reg (SR)
- 7- Data Reg (DR)
- 8- Baud Rate Reg (BRR)
- 9- Guard Time

UART Reg → Base register mapping

- 1-SR → Status Register
- 2-DR → Data Register
- 3-BRR → ~~UART~~ Baud Rate Reg
- 4-CR1 → Control Reg 1
- 5-CR2 → .. .. 2
- 6-CR3 → .. .. 3
- 7-GTPR → Guard Time & Prescaler Register

### \* Flow control

#### 1) Initialize

- 1- reset Register value at first
- 2- disable CR3 Reg bits
- 3- disable CR2 Reg bits except (CPHA) bit to set second clock phase
- 4- disable CR1 Reg bits
- 5- Set baud rate → BRR
- 6- Enable Peripheral → UE "1" at CR1

#### 2) Transmit Synchronous

- 1- check for data not equal Null
- 2- put data into DR Reg
- 3- wait for transmit finish → SR → TC

#### 3) Receive Synchronous

- 1- check for data Read Register is not empty → RXNE → SR
- 2- get data from DR Reg
- 3- check for data received.

DATE / /

OBJECT

- 4- Receive Byte Sync
- 1- Check for receive finish
- 2- loc data loaded from DR Rec
- 3- Return byte local data

## 5- Receive data Asynch

- 1- Call back fun to handle DR Ø
- 2- Enable Receive interrupt

## II) SPI → Serial Peripheral Interface

### \* Specs

- 1 - Full duplex
- 2 - synchronous
- 3 - 8 or 16 bit frame format
- 4 - multi master capability
- 5 - 8 master baud rate prescaler ( $\frac{f_{PLL}}{2^{max}}$ )
- 6 - programmable clock polarity & phase
- 7 - SPI busy flag
- 8 - master mode fault / over run

### \* Functional

Pin	Meaning	Master Mode	slave mode
MOSI	Master output slave input	outPut	inPut
MISO	Master input slave outPut	input	outPut
SCK	Serial clock	outPut	inPut
NSS	slave Select	outPut	inPut

### \* Slave Select (NSS) management → SSM bit at CRI Reg

1 - HW or SW

$$S.W \rightarrow SSM = 1$$

$$H.W \rightarrow SSM = 0$$

↳ if  $\rightarrow SSOE$  at CR2 = 1  $\rightarrow$  NSS signal driven low when Commu

and kept until SPI disable

↳ if  $\rightarrow SSOE = 0$   $\rightarrow$  classic input

slave selected when low

$\leftrightarrow$  deselected  $\leftrightarrow$  High

\* Data frame  $\rightarrow$  Shifted out (MSB or LSB)

depend on site on Dff in CRI Register.

## \* Configuration of Master

- 1 - Select BR → CRI → To define serial clock baud rate
- 2 - Select CPOL & CPHA
- 3 - Set DFF at CRI
- 4 - Config Frame format  
LSB FIRST → CRI
- 5 - NSS pin
  - ↳ input mode / ~~high~~
  - In High mode → NSS → high level signal
  - In Low mode → Set SSM & SS1
- 6 - Set MSTR & SPE at CRI

## Configuration of Slave

- Set DFF bit
- Select CPOL & CPHA as same master
- frame format (LSB / msB) as master
- clear MSTR Pin →
- Set SPE

## Transmit Sequence

- loaded to TX buffer
- TXE flag is set
- interrupt generated TXEIE

## Receive Sequence

- data in shift register
- Transfer to RX Buffer
- interrupt Generated if RXNEIE is set
- copy data by Rx
- CLR RXNEIE

## Receive Sequence

- data in shift Reg transferred to RX Buffer
- interrupt generated if RXEIE is set

SPI Reg

- CRI → control Reg 1
- CR2 → " " 2
- SR → status Reg
- DR → Data Reg
- CRCPR → ~~CRC~~ CRC Polynomial Reg
- RXCRCR → RX CRC Reg
- TXCRCR → TX CRC Reg
- I<sup>2</sup>S CPGR → I<sup>2</sup>S Configuration Reg
- I<sup>2</sup>S SPR → I<sup>2</sup>S prescaler Reg

Control Flow

- 1) → initialize configuration of SPI

Configuration → mode & CPOL & CPHA & frame size & frame format  
Slave-slave management, Transmission mode, Prescaler, interrupt state

1 - reset Register Value

2 - switch for mode Config

1 → master 0 → slave

2 - switch (clock polarity) CPOL

1 → CLK ↑ 0 → CLK ↓ 0

3 - switch (clock phase) CPHA

1 → Second clock first data capture

0 → First " " "

4 - switch (frame format)

1 - LSB First

0 - msB First

5 - switch (frame size) DFF

1 → 16 bit 0 → 8 bit

6 → Slave-slave management

1 → enable 0 → disable

7 - switch (Transmission mode)

1 - Receive only

0 - Full duplex (TX & RX)

8) ~~Prescaler~~

- check for Prescaler < 8  
set B80 at CRI.

DATE / /      OBJECT

- 2- Send / Receive Synch
- 1- Send data to DR Reg
- 2- check for sp1 Busy flag Busy at SR
- 3- Return data

### 3- Send / Rec Asynch

- 1- Call back fun
- 2- Send data to DR Reg