


Abdallah Tarek Abdelnaby

Digital_design


Project 1.1: RISC-V Pipelined
Processor

Reviewer: eng.sara

The main block diagrams:



Test_Beach



The building blocks of the design:

- Memories

- Data_memory: 32bit word addressable RAM

```
// 32bit word data memory
module ram (address,data_in,data_out,clk,we);

parameter length = 256;
parameter width = 32;

input clk,we;

input [width-1:0]address;
input [width-1:0]data_in;
output [width-1:0]data_out;
reg [width-1:0] mem [length-1:0];

wire [$clog2(length)-1:0]trunc_add;

function [$clog2(length)-1:0] address_trunc;
input [width-1:0]add;

address_trunc = add;
endfunction

assign trunc_add = address_trunc (address);
assign data_out = mem [trunc_add];

always@(posedge clk)
begin
    if (we)
        mem [trunc_add] = data_in;
    else
        mem [trunc_add] = mem [trunc_add];
end
endmodule
```

- Instruction_memory: 32bit Byte addressable ROM

```
module instruction_memory (address,data_out,clk);

parameter length = 256;
parameter width = 32;

input clk;
input [width-1:0] address;
output [width-1:0] data_out;
reg [width-1:0] mem [length-1:0];

assign data_out = mem [address>>2];

//$readmemh("inst.mem", mem);
endmodule
```

- Control unit

```

module control_unit (instr,result_sel,mem_write,alu_sel,imm_sel,reg_write,alu_control,jalr_sel,bne_beq_sel,jump,branch);

    localparam lw      = 7'b00000011;
    localparam sw      = 7'b0100011;
    localparam R_type  = 7'b0110011;
    localparam I_type  = 7'b0010011;
    localparam jal     = 7'b1101111;
    localparam beq     = 7'b1100011;
    localparam jalr    = 7'b1100111;

    input [31:0] instr;

    output reg_write,alu_sel,mem_write,jalr_sel,branch,jump;
    output reg bne_beq_sel;
    output reg [2:0] alu_control;
    output [1:0] result_sel,imm_sel;

    wire [6:0] op_code = instr [6:0];
    wire [2:0] func3 = instr [14:12];
    wire func7_5 = instr [30];
    wire [1:0] alu_operation;
    reg [11:0] op;
    assign reg_write = op [11];
    assign imm_sel = op [10:9];
    assign alu_sel = op [8];
    assign mem_write = op [7];
    assign result_sel = op [6:5];
    assign branch = op [4];
    assign jump = op [3];
    assign alu_operation = op [2:1];
    assign jalr_sel = op [0];

    always@ (op_code) //main decoder
    begin
        case (op_code)
            //
            lw: op = {1'b1, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 1'b0, 2'b00, 1'b0};
            sw: op = {1'b0, 2'b01, 1'b1, 1'b1, 2'b00, 1'b0, 1'b0, 2'b00, 1'b0};
            beq: op = {1'b0, 2'b10, 1'b0, 1'b0, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0};
            jal: op = {1'b1, 2'b11, 1'b0, 1'b0, 2'b10, 1'b0, 1'b1, 2'b00, 1'b0};
            I_type: op = {1'b1, 2'b00, 1'b1, 1'b0, 2'b00, 1'b0, 1'b0, 2'b10, 1'b0};
            R_type: op = {1'b1, 2'b00, 1'b0, 1'b0, 2'b00, 1'b0, 1'b0, 2'b10, 1'b0};
            jalr: op = {1'b1, 2'b00, 1'b1, 1'b0, 2'b10, 1'b0, 1'b1, 2'b00, 1'b1};
            default : op = 0;
        endcase
    end

    always@ (*) //alu decoder
    begin
        if (func3 == 3'b001)
            bne_beq_sel = 1'b0;
        else
            bne_beq_sel = 1'b1;
        //alu_control = alu_control;
        if (alu_operation == 2'b0)
            alu_control = 3'b000; //add //lw,sw
        else if (alu_operation == 2'b01)
            alu_control = 3'b001; //sub //beq
        else //alu_operation = 2'b10 //R_type
            begin
                case (func3)
                    3'b000:
                        begin
                            if ({op_code[5],func7_5} == 2'b11)
                                alu_control = 3'b001; ///sub
                            else
                                alu_control = 3'b000; ///add
                            end
                        3'b010: alu_control = 3'b101; //set less than ///slt
                        3'b110: alu_control = 3'b011; ///or
                        3'b111: alu_control = 3'b010; ///and
                        default : alu_control = 3'b000;
                    endcase
                end
            end
    end
endmodule

```

- Datapath components:

- Register_file:

```
module reg_file (a1,a2,a3,wd3,rd1,rd2,clk,we3);

    input clk,we3;
    input [4:0] a1,a2,a3;
    input [31:0] wd3;
    output [31:0] rd1,rd2;

    reg [31:0] mem [31:0];

    assign rd1 = mem [a1];
    assign rd2 = mem [a2];
    assign mem[0] = 0;

    always@(posedge clk)
        if (we3)
            mem [a3] <= wd3;
        else
            mem [a3] <= mem [a3];
endmodule
```

- 2*1 MUX & 3*1 MUX:

```
module mux2 (mux_out,in0,in1,sel);
    output reg [31:0] mux_out;
    input [31:0] in0,in1;
    input sel;

    assign mux_out = sel ? in1 : in0;
endmodule

module mux3 (mux_out,in0,in1,in2,sel);
    output reg [31:0] mux_out;
    input [31:0] in0,in1,in2;
    input [1:0] sel;

    always@(*)
        case (sel)
            2'b00: mux_out = in0;
            2'b01: mux_out = in1;
            2'b10: mux_out = in2;
            2'b11: mux_out = 32'd0;
        endcase
endmodule
```

- ALU:

```
module ALU (zero,ALUout,a,b,ALUControl);

    output reg zero;
    output reg signed [31:0] ALUout;
    input [2:0] ALUControl;
    input [31:0] a,b;

    always @(*)
    begin
        case (ALUControl)
            3'b010 : ALUout = a & b;    //bitwise and
            3'b011 : ALUout = a | b;    //bitwise or
            3'b000 : ALUout = a + b;    //addition
            3'b001 : ALUout = a - b;    //subtraction
            3'b101 : ALUout = (a<b)? 1:0; //compare
            //5 : ALUout = ~(a | b);
            default : ALUout = 0;
        endcase

        if (ALUout == 0)
            zero = 1;
        else
            zero = 0;
        end
    end
endmodule
```

- Adder:

```
module full_adder_behave (f_sum,a,b);

    output reg [31:0] f_sum;
    input [31:0] a,b;

    always @ (*)
        f_sum = a + b ;
endmodule
```

- Sign_extend:

```
module sign_extend (in,out,sel);

    input [31:7] in;
    input [1:0] sel;
    output reg [31:0] out;

    always@(*)
        if (sel == 2'b00) // I_type
            out = {{20{in[31]}}, in[31:20]};
        else if (sel == 2'b01) // S_type
            out = {{20{in[31]}}, in[31:25], in[11:7]};
        else if (sel == 2'b10) // B_type
            out = {{20{in[31]}}, in[7], in[30:25], in[11:8], 1'b0};
        else // sel = 2'b11 // J_type
            out = {{12{in[31]}}, in[19:12], in[20], in[30:21], 1'b0};
endmodule
```

- PC_flip_flop:

```
module d_flip_flop #(parameter n = 32) (in,out,clk,reset,en);
    input [n-1:0] in;
    input clk,reset,en;
    output reg [n-1:0] out;

    always@ (posedge clk)
        if (!en)
            begin
                if (reset)
                    out <= 32'd0;
                else
                    out <= in;
            end
        else
            out <= out;
endmodule
```

- Datapath:

```

1 module datapath (instr,instrD,read_data,clk,reset_F,reset_D,reset_E,reset_M,reset_W,pc_sel,en_F,en_D,reg_write,alu_sel,alu_control,result_sel,imm_sel,pc_out
2 ,alu_result_out,write_dataM,jalr_sel,bne_beq_sel,jump,branch,mem_write,mem_writeM);
3
4 input [31:0] instr;
5 input [31:0] read_data;
6 input clk,reset_F,reset_D,reset_E,reset_M,reset_W,pc_sel,en_F,en_D;
7
8 input reg_write,alu_sel,jalr_sel,bne_beq_sel,jump,branch,mem_write;
9 input [2:0] alu_control;
10 input [1:0] result_sel,imm_sel;
11
12 output mem_writeM;
13 output [31:0] pc_out;
14 output [31:0] alu_result_out;
15 output [31:0] write_dataM;
16 output [31:0] instrD;
17
18 wire [31:0] pcF;
19
20 wire [31:0] pcD,pc_plus4D,rd1,rd2,immxD;
21 wire [4:0] rs1D,rs2D,rdD;
22 assign rs1D = instrD [19:15];
23 assign rs2D = instrD [24:20];
24 assign rdD = instrD [11:7];
25
26 wire reg_writeE,alu_selE,jalr_selE,bne_beq_selE,mem_writeE,jumpE,branchE;
27 wire [2:0] alu_controlE;
28 wire [1:0] result_selE;
29 wire [31:0] pcE,pc_plus4E,rd1E,rd2E,immxE;
30 wire [4:0] rs1E,rs2E,rdE;
31 wire [31:0] write_dataE;
32
33 wire reg_writeM;
34 wire [1:0] result_selM;
35 wire [31:0] pc_plus4M,alu_resultM;
36 wire [4:0] rdM;
37
38 wire reg_writeW;
39 wire [1:0] result_selW;
40 wire [31:0] pc_plus4W,alu_resultW,read_dataW;
41 wire [4:0] rdW;
42
43 wire [1:0] forwardAE,forwardBE;
44 wire stallF,stallD,flushD,flushE;
45
46 wire [31:0] sourceB,sourceA;
47 wire zero,zero_flag;
48
49 //mux2 (mux_out,in0,in1,sel)
50 wire pc_sel_real;
51 wire [31:0] pc_next,pc_target,pc_plus4;
52 wire [31:0] pc_or_reg; //for jalr selection
53 mux2 pc_mux(.mux_out (pc_next),
54 .in0 (pc_plus4),
55 .in1 (pc_or_reg),
56 .sel (pc_sel_real));
57
58 //full_adder_behave (f_sum,a,b)
59 full_adder_behave add_plus_4(.f_sum (pc_plus4),
60 .a (32'd4),
61 .b (pcF));
62
63 //reg_file (a1,a2,a3,wd3,rd1,rd2,clk,we3)
64 wire [31:0] result;
65 reg_file reg_file1(.a1 (instrD[19:15]),
66 .a2 (instrD[24:20]),
67 .a3 (rdW),
68 .wd3 (result),
69 .rd1 (rd1),
70 .rd2 (rd2),
71 .clk (clk),
72 .we3 (reg_writeW));
73
74 //sign_extend (in,out,sel)
75 sign_extend extend(.in (instrD[31:7]),
76 .out (immxD),
77 .sel (imm_sel));
78
79 //mux3 (mux_out,in0,in1,in2,sel)
80 mux3 source_forwardingA(.mux_out (sourceA),
81 .in0 (rd1E),
82 .in1 (result),
83 .in2 (alu_resultM),
84 .sel (forwardAE));
85
86 //mux3 (mux_out,in0,in1,in2,sel)
87 mux3 source_forwardingB(.mux_out (write_dataE),
88 .in0 (rd2E),
89 .in1 (result),
90 .in2 (alu_resultM),
91 .sel (forwardBE));
92
93 //full_adder_behave (f_sum,a,b)
94 full_adder_behave add_imm(.f_sum (pc_target),
95 .a (immxE),
96 .b (pcE));
97
98 //mux2 (mux_out,in0,in1,sel)
99 mux2 reg_out_mux(.mux_out (sourceB),
100 .in0 (write_dataE),
101 .in1 (immxE),
102 .sel (alu_selE));
103
104 wire [31:0] alu_res;
105 //ALU (zero,ALUout,a,b,ALUControl)
106 ALU alu1(.zero (zero),
107 .ALUout (alu_res),
108 .a (sourceA),
109 .b (sourceB),
110 .ALUControl (alu_controlE));
111 assign zero_flag = bne_beq_selE ? zero : ~zero;
112 assign pc_sel_real = pc_sel ? (jumpE | (zero_flag & branchE)) : 1'b0;
113
114 //mux2 (mux_out,in0,in1,sel)
115 mux2 jalr_mux(.mux_out (pc_or_reg),
116 .in0 (pc_target),
117 .in1 (alu_res),
118 .sel (jalr_selE));
119
120 //mux3 (mux_out,in0,in1,in2,sel)
121 mux3 result_mux(.mux_out (result),
122 .in0 (alu_resultW),
123 .in1 (read_dataW),
124 .in2 (pc_plus4W),
125 .sel (result_selW));

```

```

127 | wire en_F_real = en_F ? stallF : 1'b0;
128 | //d_flip_flop #(parameter n = 32) (in,out,clk,reset,en);
129 | d_flip_flop #(32) fetch(.in(pc_next),
130 |                          .out(pcF),
131 |                          .clk(clk),
132 |                          .reset(reset_F),
133 |                          .en(en_F_real));
134 |
135 | wire reset_D_real = reset_D ? 1'b1 : flushD;
136 | wire en_D_real = en_D ? stallD : 1'b0;
137 | //d_flip_flop #(parameter n = 32) (in,out,clk,reset,en);
138 | wire [95:0] decode_in = {instr,pcF,pc_plus4};
139 | wire [95:0] decode_out;
140 | assign {instrD,pcD,pc_plus4D} = decode_out;
141 | d_flip_flop #(96) decode(.in(decode_in),
142 |                          .out(decode_out),
143 |                          .clk(clk),
144 |                          .reset(reset_D_real),
145 |                          .en(en_D_real));
146 |
147 | //d_flip_flop #(parameter n = 32) (in,out,clk,reset,en);
148 | wire reset_E_real = reset_E ? 1'b1 : flushE;
149 | wire [186:0] excute_in = {reg_write,alu_sel,jalr_sel,bne_beq_sel,alu_control,result_sel,mem_write,rd1,rd2,pcD,rs1D,rs2D,rdD,immexD,pc_plus4D,jump,branch};
150 | wire [186:0] excute_out;
151 | assign {reg_writeE,alu_selE,jalr_selE,bne_beq_selE,alu_controlE,result_selE,mem_writeE,rd1E,rd2E,pcE,rs1E,rs2E,rdE,immexE,pc_plus4E,jumpE,branchE} = excute_out;
152 | d_flip_flop #(187) excute(.in(excute_in),
153 |                          .out(excute_out),
154 |                          .clk(clk),
155 |                          .reset(reset_E_real),
156 |                          .en(1'b0));
157 |
158 | //d_flip_flop #(parameter n = 32) (in,out,clk,reset,en);
159 | wire [104:0] mem_in = {reg_writeE,result_selE,mem_writeE,alu_res,write_dataE,rdE,pc_plus4E};
160 | wire [104:0] mem_out;
161 | assign {reg_writeM,result_selM,mem_writeM,alu_resultM,write_dataM,rdM,pc_plus4M} = mem_out;
162 | d_flip_flop #(105) memory(.in(mem_in),
163 |                          .out(mem_out),
164 |                          .clk(clk),
165 |                          .reset(reset_M),
166 |                          .en(1'b0));
167 |
168 | //d_flip_flop #(parameter n = 32) (in,out,clk,reset,en);
169 | wire [103:0] write_back_in = {reg_writeM,result_selM,alu_resultM,read_data,rdM,pc_plus4M};
170 | wire [103:0] write_back_out;
171 |
172 | assign {reg_writeW,result_selW,alu_resultW,read_dataW,rdW,pc_plus4W} = write_back_out;
173 | d_flip_flop #(104) write_back(.in(write_back_in),
174 |                              .out(write_back_out),
175 |                              .clk(clk),
176 |                              .reset(reset_W),
177 |                              .en(1'b0));
178 |
179 | //hazerd_unit (rs1D,rs2D,rdE,rs1E,rs2E,pc_sel,result_selE,rdM,reg_writeM,rdW,reg_writeW,forwardAE,forwardBE,stallF,stallD,flushD,flushE);
180 | hazerd_unit u0(.rs1D(rs1D),
181 |               .rs2D(rs2D),
182 |               .rdE(rdE),
183 |               .rs1E(rs1E),
184 |               .rs2E(rs2E),
185 |               .pc_sel(pc_sel_real),
186 |               .result_selE(result_selE[0]),
187 |               .rdM(rdM),
188 |               .reg_writeM(reg_writeM),
189 |               .rdW(rdW),
190 |               .reg_writeW(reg_writeW),
191 |               .forwardAE(forwardAE),
192 |               .forwardBE(forwardBE),
193 |               .stallF(stallF),
194 |               .stallD(stallD),
195 |               .flushD(flushD),
196 |               .flushE(flushE));
197 |
198 | //output assignment
199 | assign pc_out = pcF;
200 | assign alu_result_out = alu_resultM;
201 |
202 |
203 | endmodule

```

4

5

- Hazard_unit:

```

module hazerd_unit (rs1D,rs2D,rdE,rs1E,rs2E,pc_sel,result_selE,rdM,reg_writeM,rdW
                    ,reg_writeW,forwardAE,forwardBE,stallF,stallD,flushD,flushE);

input pc_sel,result_selE,reg_writeM,reg_writeW;
input [4:0] rdE,rdM,rdW,rs1D,rs2D,rs1E,rs2E;

output reg stallF,stallD,flushD,flushE;
output reg [1:0] forwardAE,forwardBE;

always@(*)
begin
    //-----forward for data Hazerd-----
    if (((rs1E == rdM) & reg_writeM) & (rs1E != 0))
        forwardAE = 2'b10;
    else if (((rs1E == rdW) & reg_writeW) & (rs1E != 0))
        forwardAE = 2'b01;
    else
        forwardAE = 2'b00;

    if (((rs2E == rdM) & reg_writeM) & (rs2E != 0))
        forwardBE = 2'b10;
    else if (((rs2E == rdW) & reg_writeW) & (rs2E != 0))
        forwardBE = 2'b01;
    else
        forwardBE = 2'b00;
    //-----

end

wire lwStall;
assign lwStall = result_selE/[0]*/ & ((rs1D == rdE) | (rs2D == rdE));
always@(lwStall or pc_sel)
begin
    stallF = 1'b0;
    stallD = 1'b0;
    flushE = 1'b0;
    flushD = 1'b0;
    //-----stall for load Hazerd-----
    if (lwStall == 1'b1)
    begin
        stallF = lwStall;
        stallD = lwStall;
    end
    //-----

    //-----flush for controls Hazerd-----
    if ((lwStall | pc_sel) == 1'b1)
    begin
        flushD = pc_sel;
        flushE = lwStall | pc_sel;
    end
    //-----

end
endmodule

```

- Top_module:

```

1  module top_module (clk,reset_F,reset_D,reset_E,reset_M,reset_W,pc_sel
2      ,en_F,en_D,instr,read_data,pc_out,write_en
3      ,write_data,alu_result);
4
5      input clk,reset_F,reset_D,reset_E,reset_M,reset_W,pc_sel,en_F,en_D;
6      input [31:0] instr,read_data;
7
8      output [31:0] pc_out,write_data,alu_result;
9      output write_en;
10
11     //control_unit (instr,zero,result_sel,mem_write,alu_sel,imm_sel,reg_write
12     //                ,alu_control,jalr_sel,bne_beq_sel);
13     wire alu_sel,reg_write,jalr_sel,bne_beq_sel,jump,branch,mem_write;
14     wire [1:0] result_sel,imm_sel;
15     wire [2:0] alu_control;
16     wire [31:0] instrD;
17     control_unit c1(.instr(instrD),
18         .result_sel(result_sel),
19         .mem_write(mem_write),
20         .alu_sel(alu_sel),
21         .imm_sel(imm_sel),
22         .reg_write(reg_write),
23         .alu_control(alu_control),
24         .jalr_sel(jalr_sel),
25         .bne_beq_sel(bne_beq_sel),
26         .jump(jump),
27         .branch(branch));
28
29     //datapath (instr,instrD,read_data,clk,reset_F,reset_D,reset_E,reset_M
30     //            ,reset_W,pc_sel,en_F,en_D,reg_write,alu_sel,alu_control,result_sel
31     //            ,imm_sel,zero,pc_out,alu_result_out,write_dataM,jalr_sel,bne_beq_sel
32     //            ,jump,branch,mem_write,mem_writeM);
33     datapath d1(.instr(instr),
34         .instrD(instrD),
35         .read_data(read_data),
36         .clk(clk),
37         .reset_F(reset_F),
38         .reset_D(reset_D),
39         .reset_E(reset_E),
40         .reset_M(reset_M),
41         .reset_W(reset_W),
42         .pc_sel(pc_sel),
43         .en_F(en_F),
44         .en_D(en_D),
45         .reg_write(reg_write),
46         .alu_sel(alu_sel),
47         .alu_control(alu_control),
48         .result_sel(result_sel),
49         .imm_sel(imm_sel),
50         .pc_out(pc_out),
51         .alu_result_out(alu_result),
52         .write_dataM(write_data),
53         .jalr_sel(jalr_sel),
54         .bne_beq_sel(bne_beq_sel),
55         .jump(jump),
56         .branch(branch),
57         .mem_write(mem_write),
58         .mem_writeM(write_en));
59 endmodule

```

Test_bench:

```
module top_tb ();

localparam t = 20;

reg clk,reset_F,reset_D,reset_E,reset_M,reset_W,pc_sel,en_F,en_D;
wire write_en;
wire [31:0] instr,pc_out,write_data;
wire [31:0] alu_result;
wire [31:0] read_data;
reg [31:0] address;

//top_module (clk,reset_F,reset_D,reset_E,reset_M,reset_W,pc_sel,en_F,en_D,
//            instr,read_data,pc_out,write_en,write_data,alu_result);
top_module t1(.clk(clk),
              .reset_F(reset_F),
              .reset_D(reset_D),
              .reset_E(reset_E),
              .reset_M(reset_M),
              .reset_W(reset_W),
              .pc_sel(pc_sel),
              .en_F(en_F),
              .en_D(en_D),
              .instr(instr),
              .read_data(read_data),
              .pc_out(pc_out),
              .write_en(write_en),
              .write_data(write_data),
              .alu_result(alu_result));

//instruction_memory (address,data_out,clk);
instruction_memory instruct(.address (pc_out),
                           .data_out (instr),
                           .clk (clk));

assign address = alu_result;

ram data_mem(.address(address),
             .data_in(write_data),
             .data_out(read_data),
             .clk(clk),
             .we(write_en));

initial
begin
    clk = 0;
    forever #(t/2) clk = ~clk;
end

initial
begin
    reset_F = 1'b1;
    reset_D = 1'b1;
    reset_E = 1'b1;
    reset_M = 1'b1;
    reset_W = 1'b1;
    pc_sel = 1'b0;
    {en_F, en_D} = {2{1'b0}};
    #t
    reset_F = 1'b0;      //to free the Fetch reset
    reset_D = 1'b0;      //to free the Decode reset
    #t
    reset_E = 1'b0;#t     //to free the Execute reset
    reset_M = 1'b0;#t     //to free the Memory reset
    reset_W = 1'b0;      //to free the Write_back reset
    pc_sel = 1'b1;       //to free pc_sel
    {en_F, en_D} = {2{1'b1}}; //to free the Fetch and Decode enable
    #t
    #(t*50)              ///wait for the program to finish
end
```

```

address = 32'h60;#t
if (read_data == 32'h7)
begin
    $display ("success in add 0x60");
    address = 32'h84;#t
    if (read_data == 32'h19)
    begin
        $display ("success in add 0x64");
        address = 32'h2;#t
        if (read_data == 32'h7)
        begin
            $display ("success in add 0x2");
            address = 32'hf;#t
            if (read_data != 32'h44)
            begin
                $display ("success jalr jumping");
                address = 32'h14;#t
                if (read_data == 32'h88)
                begin
                    $display ("success in add 0x14");
                    address = 32'h1e;#t
                    if (read_data == 32'hc)
                    begin
                        $display ("success in add 0x1e");
                        address = 32'h1f;#t
                        if (read_data == 32'hc)
                        begin
                            $display ("success in add 0x1f");
                            address = 32'h1a;#t
                            if (read_data == 32'h7)
                            begin
                                $display ("success in add 0x");
                                address = 32'h1b;#t
                                if (read_data == 32'h7)
                                $display ("success in ad");
                                else
                                $display ("failure in ad");
                            end
                        end
                    else
                    $display ("failure in add 0x");
                end
            end
        else
        $display ("failure in add 0x1f");
        end
    end
    else
    $display ("failure in add 0x1e");
    end
    else
    $display ("failure in add 0x14");
    end
    else
    $display ("failure jalr jumping");
    end
    else
    $display ("failure in add 0x2");
    end
    else
    $display ("failure in add 0x64");
    end
    else
    $display ("failure in 0x60");
    $stop;
end
nd
ndmodule

```

The program loaded in the instruction memory:

main: addi x2, x0, 5 # $x2 = 5$ (0) 0x00500113
addi x3, x0, 12 # $x3 = 12$ (4) 0x00C00193
addi x7, x3, -9 # $x7 = (12 - 9) = 3$ (8) 0xFF718393
or x4, x7, x2 # $x4 = (3 \text{ OR } 5) = 7$ (C) 0x0023E233
and x5, x3, x4 # $x5 = (12 \text{ AND } 7) = 4$ (10) 0x0041F2B3
add x5, x5, x4 # $x5 = 4 + 7 = 11$ (14) 0x004282B3
beq x5, x7, end # shouldn't be taken (18) 0x02728863
slt x4, x3, x4 # $x4 = (12 < 7) = 0$ (1C) 0x0041A233
beq x4, x0, around # should be taken (20) 0x00020463
addi x5, x0, 0 # shouldn't execute (24) 0x00000293
around: slt x4, x7, x2 # $x4 = (3 < 5) = 1$ (28) 0x0023A233
add x7, x4, x5 # $x7 = (1 + 11) = 12$ (2C) 0x005203B3
add x30, x7, x0 # $x30 = 12 \neq 3$ (30) #test forwarding 0x00038F33
add x31, x0, x7 # $x31 = 12 \neq 3$ (34) #test forwarding 0x00700FB3
sw x30, 30(x0) # $[30] = 12 \neq 3$ (38) #test forwarding 0x01E02F23
sw x31, 31(x0) # $[31] = 12 \neq 3$ (3c) #test forwarding 0x01F02FA3
sub x7, x7, x2 # $x7 = (12 - 5) = 7$ (40) 0x402383B3
sw x7, 84(x3) # $[96] = 7$ (44) 0x0471AA23
lw x2, 96(x0) # $x2 = [96] = 7$ (48) 0x06002103
add x26, x2, x0 # $x26 = 7 \neq 5$ (4c) #test stall 0x00010D33
add x27, x0, x2 # $x27 = 7 \neq 5$ (50) #test stall 0x00200DB3
sw x26, 26(x0) # $[26] = 7 \neq 5$ (54) #test stall 0x01A02D23
sw x27, 27(x0) # $[27] = 7 \neq 5$ (58) #test stall 0x01B02DA3
add x9, x2, x5 # $x9 = (7 + 11) = 18$ (5c) 0x005104B3
jal x3, end # jump to end, $x3 = 0x64$ (60) 0x008001EF
addi x2, x0, 1 # shouldn't execute (64) 0x00100113
end: add x2, x2, x9 # $x2 = (7 + 18) = 25$ (68) 0x00910133
sw x2, 0x20(x3) # $[132] = 25$ (6c) 0x0221A023
bne x7, x5, test_bne # should be taken (70) 0x00539463

done: beq x2, x2, done # infinite loop (74) 0x00210063

test_bne: sw x7, 2(x0) # [2] = 7 (78) 0x00702123

addi x11, x0, 8 # x11 = 8 (7c) 0x00800593

sw x11, 15(x0) # [15] = 8 (80) 0x00B027A3

my_place: jalr x7, x11, my_place #(84) 0x060583E7

sw x3, 15(x0) # [15] != 0x64 (88) 0x003027A3

test_jlr: sw x7, 20(x0) # [20] = 0x88 (8c) 0x00702A23

bne x7,x5,done # should be taken (90) 0xFE5394E3

The machine code loaded in the instruction memory:

0x00500113

0x00C00193

0xFF718393

0x0023E233

0x0041F2B3

0x004282B3

0x04728863

0x0041A233

0x00020463

0x00000293

0x0023A233

0x005203B3

0x00038F33

0x00700FB3

0x01E02F23

0x01F02FA3

0x402383B3

0x0471AA23


0x06002103

0x00010D33

0x00200DB3

0x01A02D23
 0x01B02DA3
 0x005104B3
 0x008001EF
 0x00100113
 0x00910133
 0x0221A023
 0x00539463
 0x00210063
 0x00702123
 0x00800593
 0x00B027A3
 0x084583E7
 0x003027A3
 0x00702A23
 0xFE5392E3

The result from test bench:



```

# GetModuleFileName: The specified module could not be found.
#
# success in add 0x60
# success in add 0x64
# success in add 0x2
# success jalr jumping
# success in add 0x14
# success in add 0x1e
# success in add 0x1f
# success in add 0x1a
# success in add 0x1b
# ** Note: $stop : F:/ITI/RISC-V/pipeline/top_tb.v(132)
# Time: 1280 ps Iteration: 0 Instance: /top_tb

```

Reg_file

Comments:

- It stored in the address 0x60 (0d96) 0x7 which is the value of 0x7 register in the register file which verify the following instructions (as 0x7 can't have 0x7 value] unless the success of the instructions) :
Sw, add, sub, beq, slt, addi, or, and.
- It stored in the address 0x84 (0d132) 0x19 (0d25) which is the value of 0x2 register in the register file which verify the following instructions (as 0x2 can't have 0x19 (0d25) value unless the success of the instructions) :
lw, jal.
- It stored in the address 0x2 (0d2) 0x7 (0d7) which is the value of 0x7 register in the register file which verify the following instructions (as this instruction won't be executed if it wasn't for bne (bnq jumped is infinite loop)):
bne.
- It didn't store in the address 0x3 (0d3) 0x64 (0d100) which is the value of 0x3 register in the register file which verify the jumping part of the following instructions (as this instruction jumps the sw instruction successfully):
jalr.
- It didn't store in the address 0x14 (0d20) 0x88 (0d136) which is the value of 0x7 register in the register file which verify the storing of the return (pc+4) part of the following instructions (as this instruction stores the next instruction address (pc+4) in the 0x7 (destination register) successfully):
jalr.
- It stored in the address 0x1e (0d30) 0xc (0d12) which is the value of 0x30 register in the register file which verify the successful forwarding from the memory stage of an instruction to the execution of dependent instruction.
- It stored in the address 0x1f (0d31) 0xc (0d12) which is the value of 0x31 register in the register file which verify the successful forwarding from the write back stage of an instruction to the execution of dependent instruction.
- It stored in the address 0x1a (0d26) 0x7 (0d7) which is the value of 0x26 register in the register file which verify the successful stalling from lw instruction to a dependent instruction till the write back stage of lw and forwarding to the execution stage to the dependent instruction.

0000001f	0000000c
0000001e	0000000c
0000001d	xxxxxxxx
0000001c	xxxxxxxx
0000001b	00000007
0000001a	00000007
00000019	xxxxxxxx
00000018	xxxxxxxx
00000017	xxxxxxxx
00000016	xxxxxxxx
00000015	xxxxxxxx
00000014	xxxxxxxx
00000013	xxxxxxxx
00000012	xxxxxxxx
00000011	xxxxxxxx
00000010	xxxxxxxx
0000000f	xxxxxxxx
0000000e	xxxxxxxx
0000000d	xxxxxxxx
0000000c	xxxxxxxx
0000000b	00000008
0000000a	xxxxxxxx
00000009	00000012
00000008	xxxxxxxx
00000007	00000088
00000006	xxxxxxxx
00000005	0000000b
00000004	00000001
00000003	00000064
00000002	00000019
00000001	xxxxxxxx
00000000	00000000

- It stored in the address 0x1b (0d27) 0x7 (0d7) which is the value of 0x27 register in the register file which verify the successful stalling from lw instruction to a dependent instruction till the write back stage of lw and read it directly from the register file in the decode stage of the dependent instruction.
- Every B or J type instruction successfully executed proves the control hazard solution is successful.

Note:

The pc_sel modification is going to be added later in the next patch.