

Abdallah Tarek Abdelnaby Digital_design Project 1.1: RISC-V Pipelined Processor

Reviewer: eng.sara

The main block diagrams:



Test_Beanch



The building blocks of the design:

Memories

Data_memory: 32bit word addressable RAM

```
// 32bit word data memory
module ram (address, data in, data out, clk, we);
parameter length = 256;
parameter width = 32;
input clk,we;
input [width-1:0]address;
input [width-1:0]data in;
output [width-1:0]data out;
reg [width-1:0] mem [length-1:0];
wire [$clog2(length)-1:0]trunc add;
function [$clog2(length)-1:0] address trunc;
input [width-1:0]add;
address trunc = add;
endfunction
assign trunc add = address trunc (address);
assign data out = mem [trunc add];
always@(posedge clk)
begin
    if (we)
       mem [trunc_add] = data_in;
        mem [trunc add] = mem [trunc add];
end
endmodule
```

Instruction_memory: 32bit Byte addressable ROM

```
module instruction_memory (address,data_out,clk);

parameter length = 256;
parameter width = 32;

input clk;
input [width-1:0] address;
output [width-1:0] data_out;
reg [width-1:0] mem [length-1:0];

assign data_out = mem [address>>2];

//$readmemh("inst.mem", mem);
endmodule
```

Control unit

```
module control_unit (instr,result_sel,mem_write,alu_sel,imm_sel,reg_write,alu_control,jalr_sel,bne_beq_sel,jump,branch);
                    = 7'b0000011;
  localparam lw
   localparam sw
                    = 7'b0100011;
   localparam R_type = 7'b0110011;
  localparam I type = 7'b0010011;
  localparam jal
                 = 7'b1101111;
  localparam beq = 7'b1100011;
localparam jalr = 7'b1100111;
                    = 7'b1100011;
  input [31:0] instr;
  output reg_write,alu_sel,mem_write,jalr_sel,branch,jump;
  output reg bne beq sel;
  output reg [2:0] alu control;
  output [1:0] result sel,imm sel;
  wire [6:0] op_code = instr [6:0];
  wire [2:0] func3 = instr [14:12];
  wire func7_5 = instr [30];
  wire [1:0] alu_operation;
  reg [11:0] op;
  assign reg_write = op [11];
  assign imm_sel = op [10:9];
assign alu_sel = op [8];
assign mem_write = op [7];
  assign result sel = op [6:5];
  assign branch = op [4];
  assign jump = op [3];
  assign alu_operation = op [2:1];
  assign jalr_sel = op [0];
 always@(op_code) //main decoder
begin
     case (op code)
                  reg_write imm_sel alu_sel mem_write result_sel
                                                                            branch jump
                                                                                            alu operation
                                                                                                             jalr sel
                                                                                                             1'b0};
                              2'b00,
                                                  1'b0,
                                                                            1'b0,
                                                                                    1'b0,
                                                                                             \frac{1}{2}'b00,
     lw: op =
                   {1'b1,
                                        1'b1,
                                                              2'b01,
     sw: op =
                   {1'b0,
                               2'b01,
                                         1'b1,
                                                    1'b1,
                                                               2'b00,
                                                                            1'b0,
                                                                                    1'b0,
                                                                                                2'b00,
                                                                                                               1'b0};
                   {1'b0,
                              2'b10,
                                         1'b0,
                                                   1'b0,
                                                               2'b00,
                                                                            1'b1,
                                                                                    1'b0,
                                                                                                2'b01,
     beq: op =
                                                                                                               1'b0};
                                         1'b0,
                                                   1'b0,
                                                                            1'b0,
                              2'b11,
                                                               2'b10,
                                                                                    1'b1,
                                                                                                2'b00,
                                                                                                               1'b0};
                 {1'b1,
     jal: op =
     I type: op = \{1'b1,
                              2'b00,
                                         1'b1,
                                                    1'b0,
                                                               2'b00,
                                                                            1'b0,
                                                                                    1'b0,
                                                                                                2'b10,
                                                                                                               1'b0};
                                                1'b0,
     R type: op = \{1'b1,
                              2'b00,
                                         1'b0,
                                                               2'b00,
                                                                            1'b0,
                                                                                    1'b0,
                                                                                                2'b10,
                                                                                                               1'b0};
                              2'b00,
                                         1'b1,
                                                 1'b0,
     jalr: op = {1'b1,
                                                               2'b10,
                                                                            1'b0,
                                                                                    1'b1,
                                                                                                2'b00,
                                                                                                               1'b1};
     default : op = 0;
     endcase
 end
 always@(*)
              //alu decoder
 begin
     if (func3 == 3'b001)
         bne beq sel = 1'b0;
         bne_beq_sel = 1'b1;
      //alu control = alu control;
     if (alu operation == 2'b0)
         alu_control = 3'b000;
                                  //add //lw.sw
     else if (alu_operation == 2'b01)
         alu control = 3'b001; //sub //beq
               //alu_operation = 2'b10 //R_type
     else
     begin
         case (func3)
          3'b000:
              begin
                  if ({op code[5],func7 5} == 2'b11)
                      alu control = 3'b001; ///sub
                  else
                      alu control = 3'b000;
                                               ///add
              end
          3'b010: alu_control = 3'b101;
                                               //set less than ///slt
          3'b110: alu control = 3'b011;
                                               ///or
          3'b111: alu_control = 3'b010;
                                                ///and
          default :
                     alu_control = 3'b000;
          endcase
     end
end
 endmodule
```

- Datapath components:

Regester_file:

```
module reg_file (a1,a2,a3,wd3,rd1,rd2,clk,we3);
input clk,we3;
input [4:0] a1,a2,a3;
input [31:0] wd3;
output [31:0] rd1,rd2;

reg [31:0] mem [31:0];

assign rd1 = mem [a1];
assign rd2 = mem [a2];
assign mem[0] = 0;

always@(posedge clk)
    if (we3)
        mem [a3] <= wd3;
    else
        mem [a3] <= mem [a3];
endmodule</pre>
```

• 2*1 MUX & 3*1 MUX:

```
module mux2 (mux out,in0,in1,sel);
   output reg [31:0] mux out;
    input [31:0] in0,in1;
   input sel;
    assign mux out = sel ? in1 : in0;
endmodule
module mux3 (mux out,in0,in1,in2,sel);
    output reg [31:0] mux out;
    input [31:0] in0,in1,in2;
    input [1:0] sel;
   always@(*)
       case (sel)
       2'b00: mux out = in0;
       2'b01: mux out = in1;
       2'b10: mux out = in2;
       2'b11: mux out = 32'd0;
       endcase
endmodule
```

ALU:

```
module ALU (zero,ALUout,a,b,ALUControl);
    output reg zero;
    output reg signed [31:0] ALUout;
    input [2:0] ALUControl;
    input [31:0] a,b;
    always @(*)
    begin
        case (ALUControl)
        3'b010: ALUout = a & b; //bitwise and
        3'b011 : ALUout = a | b;
                                  //bitwise or 
//addition 
//subtraction
        3'b000: ALUout = a + b;
        3'b001: ALUout = a - b;
        3'b101 : ALUout = (a<b)? 1:0; //compare
        //5 : ALUout = \sim (a | b);
        default : ALUout = 0;
        endcase
        if (ALUout == 0)
            zero = 1;
        else
            zero = 0;
    end
endmodule
```

• Adder:

• Sign_extend:

PC flip flop:

```
module d flip flop #(parameter n = 32) (in,out,clk,reset,en);
input [n-1:0] in;
input clk,reset,en;
output reg [n-1:0] out;

always@(posedge clk)
    if (!en)
    begin
        if (reset)
            out <= 32'd0;
        else
            out <= in;
    end
    else
        out <= out;
endmodule</pre>
```

- Datapath:

.sel (result_selW));

92

94

104

114

```
pmodule datapath (instr,instrD,read_data,clk,reset_F,reset_D,reset_B,reset_M,reset_W,pc_sel,en_F,en_D,reg_write,alu_sel,alu_control,result_sel,imm_sel,pc_out
                       ,alu_result_out,write_dataM,jalr_sel,bne_beq_sel,jump,branch,mem_write,mem_writeM);
       input [31:0] instr;
      input [31:0] read_data;
input clk,reset_F,reset_D,reset_E,reset_M,reset_W,pc_sel,en_F,en_D;
      input reg_write,alu_sel,jalr_sel,bne_beq_sel,jump,branch,mem_write;
input [2:0] alu control;
       input [1:0] result sel,imm sel;
      output mem_writeM;
      output [31:0] pc_out;
output [31:0] alu_result_out;
output [31:0] write_dataM;
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
       output [31:0] instrD;
      wire [31:0] pcF;
      wire [31:0] pcD,pc plus4D,rd1,rd2,immexD;
       wire [4:0] rs1D,rs2D,rdD;
       assign rs1D = instrD [19:15];
       assign rs2D = instrD [24:20];
      assign rdD = instrD [11:7];
       wire reg_writeE,alu_selE,jalr_selE,bne_beq_selE,mem_writeE,jumpE,branchE;
      wire [2:0] alu_controlE;
wire [1:0] result selE;
                                                                                   wire [1:0] forwardAE, forwardBE;
                                                                         43
       wire [31:0] pcE,pc_plus4E,rd1E,rd2E,immexE;
                                                                         44
                                                                                   wire stallF, stallD, flushD, flushE;
      wire [4:0] rs1E,rs2E,rdE;
wire [31:0] write_dataE;
                                                                         45
                                                                                   wire [31:0] sourceB, sourceA;
                                                                         46
      wire reg_writeM;
wire [1:0] result_selM;
wire [31:0] pc_plus4M,alu_resultM;
                                                                         47
                                                                                   wire zero, zero flag;
                                                                         48
      wire [4:01 rdM:
                                                                         49
                                                                                   //mux2 (mux out,in0,in1,sel)
38
39
      wire reg_writeW;
                                                                         50
                                                                                   wire pc sel real;
      wire [1:0] result_selW;
wire [31:0] pc_plus4W,alu_resultW,read_dataW;
                                                                         51
                                                                                   wire [31:0] pc_next,pc_target,pc_plus4;
      wire [4:0] rdW;
                                                                                   wire [31:0] pc_or_reg; //for jalr selection
                                                                         52
                                                                                 \equivmux2 pc_mux(.mux_out (pc_next),
                                                                         54
                                                                                                    .in0 (pc_plus4),
  //mux3 (mux out,in0,in1,in2,sel)
                                                                         55
                                                                                                    .in1 (pc or reg)
 mux3 source_forwardingB(.mux_out (write_dataE),
                                                                         56
                                                                                                    .sel (pc sel real));
                           .in0 (rd2E),
                                                                         57
                           .in1 (result).
                           .in2 (alu_resultM),
                                                                                   //full adder behave (f sum,a,b)
                           .sel (forwardBE));
                                                                         59
                                                                                full adder behave add plus 4(.f sum (pc plus4),
                                                                         60
                                                                                                                            .a (32'd4),
   //full adder behave (f sum,a,b)
                                                                         61
                                                                                                                            .b (pcF));
 full_adder_behave add_imm(.f_sum (pc_target),
                             .a (immexE),
                                                                         62
                             .b (pcE));
                                                                         63
                                                                                   //reg file (a1,a2,a3,wd3,rd1,rd2,clk,we3)
                                                                         64
                                                                                   wire [31:0] result;
   //mux2 (mux out,in0,in1,sel)
                                                                         65
                                                                                reg_file reg_file1(.a1 (instrD[19:15]),
  mux2 reg_out_mux(.mux_out (sourceB),
                   .in0 (write dataE),
                                                                         66
                                                                                                              .a2 (instrD[24:20]),
                    .in1 (immexE).
                                                                         67
                                                                                                              .a3 (rdW),
                    .sel (alu selE));
                                                                         68
                                                                                                              .wd3 (result),
                                                                         69
                                                                                                             .rd1 (rd1),
   wire [31:0] alu res;
   //ALU (zero, ALUout, a, b, ALUControl)
                                                                         70
                                                                                                              .rd2 (rd2),
 ALU alu1(.zero (zero),
                                                                         71
                                                                                                              .clk (clk),
            .ALUout (alu res),
                                                                         72
                                                                                                              .we3 (reg writeW));
            .a (sourceA).
            .b (sourceB).
            .ALUControl (alu controlE));
                                                                         74
                                                                                   //sign extend (in,out,sel)
  assign zero_flag = bne_beq_selE ? zero : ~zero;
                                                                                 sign extend extend(.in (instrD[31:7]),
  assign pc_sel_real = pc_sel ? (jumpE | (zero_flag & branchE)) : 1'b0;
                                                                         76
                                                                                                             .out (immexD),
                                                                         77
                                                                                                             .sel (imm sel));
   //mux2 (mux out,in0,in1,sel)
 mux2 jalr_mux(.mux_out (pc_or_reg),
                                                                         78
                 .in0 (pc_target),
                                                                         79
                                                                                   //mux3 (mux out,in0,in1,in2,sel)
                 .in1 (alu res)
                                                                                mux3 source forwardingA(.mux out (sourceA),
                 .sel (jalr_selE));
                                                                         81
                                                                                                                     .in0 (rd1E),
   //mux3 (mux out,in0,in1,in2,sel)
                                                                         82
                                                                                                                     .in1 (result),
 mux3 result mux(.mux_out (result),
                                                                         83
                                                                                                                     .in2 (alu resultM),
                   .in0 (alu resultW),
                                                                                                                     .sel (forwardAE));
                   .in1 (read dataW),
                   .in2 (pc_plus4W),
```

```
wire en F real = en F ? stallF : 1'b0;
//d_flip_flop #(parameter n = 32)(in,out,clk,reset,en);
d_flip_flop #(32) featch(.in(pc_next),
                                                                          .out(pcF),
 132
133
134
135
136
137
                                                                            .reset (reset F)
                                                                            .en(en_F_real));
                  wire reset D real = reset D ? 1'b1 : flushD;
                  wire en D real = en D ? stallD: 1'b0;
//d_flip_flop #(parameter n = 32)(in,out,clk,reset,en);
              wire [95:0] decode in = (inst.pcf.pc_plus4);
wire [95:0] decode out;
assign (instr.pcf.pc_plus4D) = decode_out;
d_flip_flop #(96) decode(.in(decode_in),
 141
142
143
144
145
146
147
148
149
                                                                          .out(decode_out),
.clk(clk),
                                                                           .reset(reset_D_real),
.en(en_D_real));
             //d flip flop #(parameter n = 32) (in,out,clk,reset,en);
wire reset E_real = reset E ? 1'b1 : flushE;
wire [186:0] excute_in = (reg_write,alu_sel,jalr_sel,bne_beg_sel,alu_control,result_sel,mem_write,rd1,rd2,pcD,rs1D,rs2D,rdD,immexD,pc_plus4D,jump,branch};
wire [186:0] excute_out;
assign {reg_writeE,alu_selE,jalr_selE,bne_beg_selE,alu_controlE,result_selE,mem_writeE,rd1E,rd2E,pcE,rs1E,rs2E,rdE,immexE,pc_plus4E,jumpE,branchE} = excute_out;

d flip flop #(187) excute(in);

wire reset E_real = reset E ? 1'b1 : flushE;
wire [186:0] excute_out;
assign {reg_writeE,alu_selE,jalr_selE,bne_beg_selE,alu_controlE,result_selE,mem_writeE,rd1E,rd2E,pcE,rs1E,rs2E,rdE,immexE,pc_plus4E,jumpE,branchE} = excute_out;

wire reset E_real = reset E ? 1'b1 : flushE;
wire [186:0] excute_in = (reg_write,alu_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_selE,jalr_sel
 152
153
154
155
156
157
158
                                                                             .out(excute_out),
.clk(clk),
.reset(reset_E_real),
                                                                              .en(1'b0));
                  //d_flip_flop #(parameter n = 32)(in,out,clk,reset,en);
wire [104:0] mem_in = {reg_writeE,result_selE,mem_writeE,alu_res,write_dataE,rdE,pc_plus4E};
wire [104:0] mem_out;
              162
163
164
165
166
                                                                             .out (mem___.clk(clk), .et (reset_M),
                                                                             .reset(reset
.en(1'b0));
                   //d_flip_flop #(parameter n = 32)(in,out,clk,reset,en);
 168
 169
                    wire [103:0] write_back_in = {reg_writeM,result_selM,alu_resultM,read_data,rdM,pc_plus4M};
             wire [103:0] write_back_out;
                   assign {reg writeW,result selW,alu resultW,read dataW,rdW,pc plus4W} = write back out;
173
174
               d_flip_flop #(104) write_back(.in(write_back_in),
                                                                                                   .out (write back out) ,
                                                                                                   .clk(clk),
                                                                                                   .reset(reset_W),
                                                                                                    .en(1'b0));
                     //hazerd unit (rs1D,rs2D,rdE,rs1E,rs2E,pc sel,result selE,rdM,reg writeM,rdW,reg writeW,forwardAE,forwardBE,stallF,stallD,flushD,flushD);
                hazerd_unit u0(.rs1D(rs1D),
                                                           .rs2D(rs2D),
                                                            .rdE(rdE),
                                                            .rs1E(rs1E),
184
                                                            .rs2E(rs2E),
                                                            .pc_sel(pc_sel_real),
.result selE(result selE[0]),
                                                            .rdM(rdM),
                                                            .reg_writeM(reg_writeM),
.rdW(rdW),
 190
                                                            .reg_writeW(reg_writeW),
191
                                                            .forwardAE(forwardAE),
192
193
                                                            .forwardBE (forwardBE) ,
                                                            .stallF(stallF),
                                                            .stallD(stallD),
                                                            .flushD(flushD)
                                                            .flushE(flushE)):
 198
                    //output assignment
                   assign pc_out = pcF;
assign alu_result_out = alu_resultM;
                    endmodule
```

Hazard_unit:

```
module hazerd unit (rslD,rs2D,rdE,rs1E,rs2E,pc sel,result selE,rdM,reg writeM,rdW
                   ,reg writeW,forwardAE,forwardBE,stallF,stallD,flushD,flushE);
 input pc_sel,result_selE,reg_writeM,reg_writeW;
 input [4:0] rdE,rdM,rdW,rslD,rs2D,rslE,rs2E;
 output reg stallF,stallD,flushD,flushE;
 output reg [1:0] forwardAE,forwardBE;
 always@(*)
begin
     //----forward for data Hazerd-----
     if (((rslE == rdM) & reg_writeM) & (rslE != 0))
        forwardAE = 2'bl0;
     else if (((rslE == rdW) & reg_writeW) & (rslE != 0))
        forwardAE = 2'b01;
     else
        forwardAE = 2'b00;
     if (((rs2E == rdM) & reg_writeM) & (rs2E != 0))
        forwardBE = 2'bl0;
     else if (((rs2E == rdW) & reg writeW) & (rs2E != 0))
        forwardBE = 2'b01;
        forwardBE = 2'b00;
end
 wire lwStall;
 assign lwStall = result_selE/*[0]*/ & ((rslD == rdE) | (rs2D == rdE));
 always@(lwStall or pc_sel)
begin
     stallF = 1'b0;
     stallD = 1'b0;
     flushE = 1'b0;
     flushD = 1'b0;
     //----stall for load Hazerd-----
     if (lwStall == l'bl)
        begin
            stallF = lwStall;
           stallD = lwStall;
     //----flush for controls Hazerd-----
     if ((lwStall | pc_sel) == l'bl)
     begin
        flushD = pc sel;
        flushE = lwStall | pc sel;
     end
endmodule
```

Top_module:

```
module top module (clk,reset F,reset D,reset E,reset M,reset W,pc sel
 2
                             en F,en D,instr,read_data,pc_out,write_en
 3
                             ,write data,alu result);
 4
 5
        input clk,reset F,reset D,reset E,reset M,reset W,pc sel,en F,en D;
 6
        input [31:0] instr,read data;
 7
 8
        output [31:0] pc out, write data, alu result;
 9
        output write en;
10
11
      //control unit (instr,zero,result sel,mem write,alu sel,imm sel,reg write
12
                        ,alu control, jalr sel, bne beq sel);
13
       wire alu sel, reg write, jalr sel, bne beq sel, jump, branch, mem write;
14
       wire [1:0] result sel,imm sel;
15
       wire [2:0] alu control;
16
        wire [31:0] instrD;
17
      control unit c1(.instr(instrD),
18
                         .result_sel(result_sel),
19
                         .mem write (mem write),
20
                        .alu sel(alu sel),
21
                         .imm sel(imm sel),
22
                         .reg write (reg write),
23
                         .alu control(alu control),
24
                         .jalr sel(jalr sel),
25
                         .bne beq sel(bne beq sel),
26
                         .jump (jump),
27
                         .branch (branch));
29
     //datapath (instr,instrD,read data,clk,reset F,reset D,reset E,reset M
30
                    ,reset W,pc sel,en F,en D,reg write,alu sel,alu control,result sel
       //
31
       //
                    ,imm sel,zero,pc out,alu result out,write dataM,jalr sel,bne beq sel
32
      L//
                    , jump, branch, mem write, mem writeM);
     datapath d1(.instr(instr),
34
                    .instrD(instrD),
35
                    .read_data(read data),
36
                    .clk(clk),
37
                    .reset F(reset F),
                    .reset D(reset D),
39
                    .reset E (reset E),
40
                    .reset M(reset M),
                    .reset_W(reset_W),
41
42
                    .pc sel(pc sel),
43
                    .en F(en F),
44
                    .en D(en D),
45
                    .reg write(reg write),
46
                    .alu sel(alu sel),
47
                    .alu control(alu control),
48
                    .result sel(result sel),
49
                    .imm sel(imm sel),
50
                    .pc out (pc out) ,
51
                    .alu result out (alu result),
52
                    .write dataM(write data),
53
                    .jalr sel(jalr sel),
54
                    .bne_beq_sel(bne beq sel),
55
                    .jump(jump),
56
                    .branch (branch) ,
57
                    .mem write (mem write),
58
                    .mem writeM(write en));
59
       endmodule
```

Test_bench:

```
module top_tb ();
 localparam t = 20;
 reg clk,reset_F,reset_D,reset_E,reset_M,reset_W,pc_sel,en_F,en_D;
 wire write en;
 wire [31:0] instr,pc_out,write_data;
 wire [31:0] alu result;
 wire [31:0] read_data;
 reg [31:0] address;
//top_module (clk,reset_F,reset_D,reset_E,reset_M,reset_W,pc_sel,en_F,en_D, instr,read data,pc out,write en,write data,alu result);
                 instr, read data, pc out, write en, write data, alu result);
top module t1(.clk(clk),
                .reset F(reset F),
                 .reset D(reset D),
                 .reset E(reset E),
                 .reset M(reset M),
                 .reset_W(reset_W),
                 .pc sel(pc sel),
                 .en F(en F),
                 .en D(en D),
                 .instr(instr),
                 .read data (read data),
                 .pc out (pc out) ,
                 .write en (write en),
                 .write data(write data),
                 .alu result(alu result));
  //instruction memory (address, data out, clk);
instruction memory instruct(.address (pc out),
                         .data out (instr),
                          .clk (clk));
 assign address = alu result;
\equivram data mem(.address(address),
                .data in (write data),
                                         initial
                .data_out(read_data),
                                         begin
                .clk(clk),
                                               clk = 0;
                .we(write en));
                                               forever #(t/2) clk = ~clk;
                                           end
                                           initial
                                          begin
                                               reset F = 1'b1;
                                               reset D = 1'b1;
                                               reset_E = 1'b1;
                                               reset M = 1'b1;
                                               reset W = 1'b1;
                                               pc_sel = 1'b0;
                                               \{en F, en D\} = \{2\{1'b0\}\};
                                               #t
                                               reset F = 1'b0;
                                                                    //to free the Featch reset
                                               reset_D = 1'b0;
                                                                    //to free the Decode reset
                                               reset E = 1'b0; \#t
                                                                    //to free the Execute reset
                                               reset M = 1'b0; \#t
                                                                    //to free the Memory reset
                                               reset W = 1'b0;
                                                                    //to free the Write back reset
                                               pc sel = 1'b1;
                                                                    //to free pc sel
                                               \{en_F, en_D\} = \{2\{1^b1\}\}; //to free the Featch and Decode enable
                                               #t
                                               #(t*50) ///wait for the program to finish
```

```
address = 32'h60;#t
   if (read data == 32'h7)
  begin
       $display ("success in add 0x60");
       address = 32'h84;#t
      if (read_data == 32'h19)
       begin
           $display ("success in add 0x64");
          address = 32'h2;#t
          if (read data == 32'h7)
          begin
               $display ("success in add 0x2");
               address = 32'hf;#t
              if (read_data != 32'h44)
              begin
                  $display ("success jalr jumping");
                   address = 32'h14;#t
                  if (read data == 32'h88)
                      begin
                           $display ("success in add 0x14");
                           address = 32'hle;#t
                           if (read data == 32'hc)
                           begin
                               $display ("success in add Oxle");
                               address = 32'hlf;#t
                               if (read data == 32'hc)
                               begin
                                   $display ("success in add 0x1f")
                                   address = 32'hla;#t
                                   if (read_data == 32'h7)
                                   begin
                                       $display ("success in add 0x
                                       address = 32'hlb;#t
                                       if (read data == 32'h7)
                                           $display ("success in ad
                                           $display ("failure in ad
                                       $display ("failure in add 0x
                                  $display ("failure in add 0x1f")
                               $display ("failure in add 0xle");
                          $display ("failure in add 0x64");
                      $display ("failure jalr jumping");
               end
                  $display ("failure in add 0x2");
           end
               $display ("failure in add 0x64");
          $display ("failure in 0x60");
   $stop;
nd
```

The program loaded in the instruction memory:

```
main: addi x2, x0, 5 # x2 = 5 (0) 0x00500113
addi x3, x0, 12 # x3 = 12 (4) 0x00C00193
addi x7, x3, -9 # x7 = (12 - 9) = 3 (8) 0xFF718393
or x4, x7, x2 \# x4 = (3 \text{ OR } 5) = 7 (C) 0x0023E233
and x5, x3, x4 # x5 = (12 AND 7) = 4 (10) 0x0041F2B3
add x5, x5, x4 # x5 = 4 + 7 = 11 (14) 0x004282B3
beq x5, x7, end # shouldn't be taken (18) 0x02728863
slt x4, x3, x4 # x4 = (12 < 7) = 0 (1C) 0x0041A233
beq x4, x0, around # should be taken (20) 0x00020463
addi x5, x0, 0 # shouldn't execute (24) 0x00000293
around: slt x4, x7, x2 \# x4 = (3 < 5) = 1 (28) 0x0023A233
add x7, x4, x5 \# x7 = (1 + 11) = 12 (2C) 0x005203B3
add x30, x7, x0 # x30 = 12 =! 3 (30) #test forwarding 0x00038F33
add x31, x0, x7 # x31 = 12 =! 3 (34) #test forwarding 0x00700FB3
sw x30, 30(x0) # [30] = 12 = !3 (38) #test forwarding 0x01E02F23
sw x31, 31(x0) # [31] = 12 =! 3 (3c) #test forwarding 0x01F02FA3
sub x7, x7, x2 \# x7 = (12 - 5) = 7 (40) 0x402383B3
sw x7, 84(x3) # [96] = 7 (44) 0x0471AA23
|w \times 2, 96(x0) \# x2 = [96] = 7 (48) 0 \times 06002103
add x26, x2, x0 # x26 = 7 =! 5 (4c) #test stall 0x00010D33
add x27, x0, x2 # x27 = 7 =! 5 (50) #test stall 0x00200DB3
sw x26, 26(x0) # [26] = 7 =! 5 (54) #test stall 0x01A02D23
sw x27, 27(x0) # [27] = 7 =! 5 (58) #test stall 0x01B02DA3
add x9, x2, x5 # x9 = (7 + 11) = 18 (5c) 0x005104B3
jal x3, end # jump to end, x3 = 0x64 (60) 0x008001EF
addi x2, x0, 1 # shouldn't execute (64) 0x00100113
end: add x2, x2, x9 # x2 = (7 + 18) = 25 (68) 0x00910133
sw x2, 0x20(x3) # [132] = 25 (6c) 0x0221A023
bne x7,x5,test_bne # should be taken (70) 0x00539463
```

done: beq x2, x2, done # infinite loop (74) 0x00210063

test_bne: sw x7, 2(x0) # [2] = 7 (78) 0x00702123

addi x11, x0, 8 # x11 = 8 (7c) 0x00800593

sw x11, 15(x0) # [15] = 8 (80) 0x00B027A3

my_place: jalr x7, x11, my_place #(84) 0x060583E7

sw x3, 15(x0) # [15] != 0x64 (88) 0x003027A3

test_jlr: sw x7, 20(x0) # [20] = 0x88 (8c) 0x00702A23

bne x7,x5,done # should be taken (90) 0xFE5394E3

The machine code loaded in the instruction memory:

0x00500113

0x00C00193

0xFF718393

0x0023E233

0x0041F2B3

0x004282B3

0x04728863

0x0041A233

0x00020463

0x00000293

0x0023A233

0x005203B3

0x00038F33

0x00700FB3

0x01E02F23

0x01F02FA3

0x402383B3

0x0471AA23

0x06002103

0x00010D33

0x00200DB3

0x01A02D23

0x01B02DA3

0x005104B3

0x008001EF

0x00100113

0x00910133

0x0221A023

0x00539463

0x00210063

0x00702123

0x00800593

0x00B027A3

0x084583E7

0x003027A3

0x00702A23

0xFE5392E3

The result from test bench:



```
GetModuleFileName: The specified module could not be found.
            add
                 0x60
success
         in
            add
                 0 \times 64
                 0x2
success in
             add
success
         in
                 0 \times 1.4
success
         in
            add
                 0x1e
             add
success
         in
            add
                 0 \times 1 b
                       F:/ITI/RISC-V/pipline/top_tb.v(132)
                                      Instance: /top_tb
```

Reg file

Comments:

It stored in the address 0x60 (0d96) 0x7 which is the value of 0x7 register in the register file which verify the following instructions (as 0x7 can't have 0x7 value] unless the success of the instructions):

Sw, add, sub, beg, slt, addi, or, and.

It stored in the address 0x84 (0d132) 0x19 (0d25) which is the value of 0x2 register in the register file which verify the following instructions (as 0x2 can't have 0x19 (0d25) value unless the success of the instructions):

lw, jal.

It stored in the address 0x2 (0d2) 0x7 (0d7) which is the value of 0x7 register in the register file which verify the following instructions (as this instruction won't be executed if it wasn't for bne (bng jumped is infinite loop)):

bne.

It didn't store in the address 0x3 (0d3) 0x64 (0d100) which is the value of 0x3 register in the register file which verify the jumping part of the following instructions (as this instruction jumps the sw instruction successfully):

jalr.

It didn't store in the address 0x14 (0d20) 0x88 (0d136) which is the value of 0x7 register in the register file which verify the storing of the return (pc+4) part of the following instructions (as this instruction stores the next instruction address (pc+4) in the 0x7 (destination register) successfully):

jalr.

- It stored in the address 0x1e (0d30) 0xc (0d12) which is the value of 0x30 register in the register file which verify the successful forwarding from the memory stage of an instruction to the execution of dependent instruction.
- It stored in the address 0x1f (0d31) 0xc (0d12) which is the value of 0x31 register in the register file which verify the successful forwarding from the write back stage of an instruction to the execution of dependent instruction.
- It stored in the address 0x1a (0d26) 0x7 (0d7) which is the value of 0x26 register in the register file which verify the successful stalling from lw instruction to a dependent instruction till the write back stage of lw and forwarding to the execution stage to the dependent instruction.

0000001f 0000000c 0000001e 10000000c 0000001d Ixxxxxxxx 0000001c XXXXXXXX 0000001b 00000007 0000001a 00000007 00000019 XXXXXXX 00000018 XXXXXXXX 00000017 XXXXXXXX 00000016 XXXXXXXX 00000015 xxxxxxxx 00000014 XXXXXXXX 00000013 XXXXXXXX 00000012 XXXXXXX 00000011 XXXXXXX 00000010 XXXXXXXX 0000000f XXXXXXXX 0000000e XXXXXXXX D0000000d XXXXXXXX XXXXXXXX 0000000c d0000000b 00000008 0000000a xxxxxxx 00000009 00000012 80000000 XXXXXXXX 00000007 00000088 00000006 xxxxxxxx 00000005 100000000 00000004 00000001 00000003 00000064 00000002 00000019 00000001 xxxxxxx 00000000 00000000

-	It stored in the address 0x1b (0d27) 0x7 (0d7) which is the value of 0x27 register in the register file which verify
	the successful stalling from lw instruction to a dependent instruction till the write back stage of lw and read it
	directly from the register file in the decode stage of the dependent instruction.

	Every B or I type instruction	successfully avacuted are	was the sentral b	azard calution is su	.ccccfl
-	Every B or 1 type instruction	Successfully executed bro	ives the control n	azaro solution is su	iccesstui.

Note:

The pc_sel modification is going to be added later in the next patch.