



Abdallah Tarek Abdelnaby


Digital\_design

Project 1.3: RISC-V Pipelined  
Processor With Cash Memory  
System

Group\_number: G4

# The main block diagrams:





## Cash Memory System

### The building blocks of the design:

#### - Memories

##### o Data\_memory\_system:

##### ▪ Cash\_memory:

```

module cash_mem (address,data_in,data_out,clk,we,read_miss);
parameter length = 128;
parameter width = 32;

input clk,we,read_miss;
input [width-1:0]address;
input [(width*4)-1:0]data_in;
output [width-1:0]data_out;

reg [width-1:0] mem [length-1:0];

wire [$clog2(length)-1:0]trunc_add;
function [$clog2(length)-1:0] address_trunc;
input [width-1:0]add;
address_trunc = add;
endfunction

assign trunc_add = address_trunc (address);
assign data_out = mem [trunc_add];

always@(negedge clk)
begin
    if (we)
    begin
        if (read_miss)
        begin
            mem [{trunc_add[$clog2(length)-1:2],2'b00}] <= data_in [width-1:0];
            mem [{trunc_add[$clog2(length)-1:2],2'b01}] <= data_in [(width*2)-1:width];
            mem [{trunc_add[$clog2(length)-1:2],2'b10}] <= data_in [(width*3)-1:(width*2)];
            mem [{trunc_add[$clog2(length)-1:2],2'b11}] <= data_in [(width*4)-1:(width*3)];
        end
        else
        begin
            mem [trunc_add] <= data_in [width-1:0];
        end
    end
    else
    begin
        mem [trunc_add] <= mem [trunc_add];
    end
end
endmodule

```

## ▪ Data\_memory

```

1 // 32bit word memory edged write edged read with coounter 4
2 //to emulate 0.25 speed compared to clk and one block read 16 byte
3 module data_mem (address,data_in,data_out,clk,mem_read,mem_write,we,re,ready);
4
5     parameter length = 1024;
6     parameter width = 32;
7
8     localparam idle      = 3'd0;
9     localparam rm1       = 3'd1;
10    localparam rm2       = 3'd2;
11    localparam rm3       = 3'd3;
12    localparam rm4       = 3'd4;
13
14    input  clk,we,re,mem_read,mem_write;
15    input  [width-1:0]address;
16    input  [width-1:0]data_in;
17
18    output [(width*4)-1:0]data_out;
19    output reg ready;
20
21
22    reg [(width*4)-1:0] temp;
23    reg [width-1:0] mem [length-1:0];
24
25    wire [$clog2(length)-1:0]trunc_add;
26
27    function [$clog2(length)-1:0] address_trunc;
28    input  [width-1:0]add;
29
30    address_trunc = add;
31    endfunction
32
33    assign trunc_add = address_trunc (address);
34
35    reg [2:0] current_state,next_state;
36    wire reset = ~(mem write | mem read);

```

1

```

37    always@(negedge clk)
38    begin
39        if (reset)
40            current_state <= idle;
41        else
42            current_state <= next_state;
43    end
44
45    always@(current_state,we,re)
46    begin
47        case (current_state) // synopsys full_case
48        idle:begin
49            next_state = rm1;
50        end
51        rm1:begin
52            next_state = rm2;
53        end
54        rm2:begin
55            next_state = rm3;
56        end
57        rm3:begin
58            next_state = rm4;
59        end
60        rm4:begin
61            next_state = idle;
62        end
63        endcase
64    end

```

2

```

66    always@(posedge clk)
67    begin
68        if (current_state == rm4)
69        begin
70            if (we)
71            begin
72                mem [trunc_add] <= data_in;
73                ready = 1'b1;
74            end
75            else if (re)
76            begin
77                temp = {mem [{trunc_add[$clog2(length)-1:2],2'b11}],
78                        mem [{trunc_add[$clog2(length)-1:2],2'b10}],
79                        mem [{trunc_add[$clog2(length)-1:2],2'b01}],
80                        mem [{trunc_add[$clog2(length)-1:2],2'b00}]];
81                ready = 1'b1;
82            end
83            else
84            begin
85                mem [trunc_add] <= mem [trunc_add];
86                ready = 1'b0;
87            end
88        end
89        else
90        begin
91            ready = 1'b0;
92            mem [trunc_add] <= mem [trunc_add];
93        end
94    end
95
96    assign data_out = temp;
97 endmodule

```

3.

## Memory\_control\_unit

```

1 module memory_control_unit (clk,reset,add_in,mem_read,mem_write,ready_mem,stall
2   ,we_mem,re_mem,we_cash,read_miss);
3
4   parameter data_mem_length = 1024;
5   parameter cash_mem_length = 128;
6   parameter cash_mem_block_size = 4; //(cash_mem_block_size)per data_mem_word
7
8   localparam mem_block_no_bits = $clog2(data_mem_length) - $clog2(cash_mem_length);
9
10  localparam idle      = 4'd0; //idle and read hit
11  localparam read_mem  = 4'd1; //read miss and prepare data from mem
12  localparam read_miss_cash = 4'd2; // read_miss and deliver data from mem to cash
13  localparam write     = 4'd3; //write hit or miss
14
15  input clk,reset,mem_read,mem_write,ready_mem;
16  input [31:0] add_in;
17  output reg stall,we_mem,re_mem,we_cash,read_miss;
18
19  reg [0:0] valid [(cash_mem_length/cash_mem_block_size)-1:0];
20  wire tag;
21  reg [mem_block_no_bits-1:0] mem_block_no [(cash_mem_length/cash_mem_block_size)-1:0];
22
23  wire h_m = (tag) & (valid [add_in [$clog2(cash_mem_length)-1:$clog2(cash_mem_block_size)]]);
24
25  reg [2:0] current_state,next_state;
26  always@(negedge clk)
27  begin
28      if (reset)
29          current_state <= idle;
30      else
31          current_state <= next_state;
32      end
33
34  always@(current_state,h_m,mem_read,mem_write,ready_mem)
35  begin
36      case (current_state)
37      idle:begin
38          case ({mem_read,mem_write}) // synopsys full_case
39          2'b10:begin
40              if (h_m)
41                  next_state = idle;
42              else
43                  next_state = read_mem;
44              end
45          2'b01: next_state = write;
46          2'b00: next_state = idle;
47          endcase
48      end
49      read_mem:begin
50          if (ready_mem)
51              next_state = read_miss_cash;
52          else
53              next_state = read_mem;
54          end
55      read_miss_cash:begin
56          case ({mem_read,mem_write}) // synopsys full_case
57          2'b10:begin
58              if (h_m)
59                  next_state = idle;
60              else
61                  next_state = read_mem;
62              end
63          2'b01: next_state = write;
64          2'b00: next_state = idle;
65          endcase
66      end
67      write:begin
68          if (ready_mem)
69              next_state = idle;
70          else
71              next_state = write;
72          end
73      default: next_state = idle;
74      endcase
75  end
76
77  always@(current_state)
78  begin
79      case (current_state) //synopsys full_case
80      idle:begin
81          we_cash = 1'b0;
82          we_mem = 1'b0;
83          re_mem = 1'b0;
84          read_miss = 1'b1;
85          stall = 1'b0;
86      end
87      read_mem:begin
88          we_cash = 1'b1;
89          we_mem = 1'b0;
90          re_mem = 1'b1;
91          read_miss = 1'b1;
92          stall = 1'b1;
93      end
94      read_miss_cash:begin
95          we_cash = 1'b1;
96          we_mem = 1'b0;
97          re_mem = 1'b0;
98          read_miss = 1'b1;
99          stall = 1'b0;
100      end
101      write:begin
102          if (h_m)
103          begin
104              we_cash = 1'b1;
105              we_mem = 1'b1;
106              re_mem = 1'b0;
107              read_miss = 1'b0;
108              stall = 1'b1;
109          end
110          else
111          begin
112              we_cash = 1'b0;
113              we_mem = 1'b1;
114              re_mem = 1'b0;
115              read_miss = 1'b0;
116              stall = 1'b1;
117          end
118          end
119      endcase
120  end
121  end

```

```

123 assign tag = (mem_block_no [add_in [$clog2(cash_mem_length)-1:$clog2(cash_mem_block_size)]]
124           == add_in[$clog2(data_mem_length)-1:$clog2(cash_mem_length)]) ? 1'b1 : 1'b0;
125
126
127 integer i;
128 always@(posedge clk)
129 begin
130     if (reset)
131     begin
132         for (i=0;i<=(cash_mem_length/cash_mem_block_size)-1;i=i+1)
133         begin
134             valid[i] = 0;
135             mem_block_no[i] = 0;
136         end
137     end
138     else if ((~h_m) & mem_read)
139     begin
140         valid [add_in [$clog2(cash_mem_length)-1:$clog2(cash_mem_block_size)]] = 1'b1;
141         mem_block_no [add_in [$clog2(cash_mem_length)-1:$clog2(cash_mem_block_size)]]
142             = add_in[$clog2(data_mem_length)-1:$clog2(cash_mem_length)];
143     end
144 end
145
146
147 endmodule

```

4.

#### Memory\_System

```

1  `include "data_mem.v"
2  `include "cash_mem.v"
3  `include "memory_control_unit.v"
4  module memory_system (clk,mem_read,mem_write,reset,add_in,data_in,stall,data_out);
5
6      input clk,mem_read,mem_write,reset;
7      input [31:0] add_in,data_in;
8
9      output stall;
10     output [31:0] data_out;
11
12     //memory_control_unit (clk,reset,add_in,mem_read,mem_write,ready_mem,stall,we_mem
13     //                        ,re_mem,we_cash,read_miss);
14     wire ready_mem,we_mem,re_mem,we_cash,read_miss;
15     wire [127:0] data_interm_mem,data_interm_cash;
16     memory_control_unit mcu(.clk(clk),
17                            .reset(reset),
18                            .add_in(add_in),
19                            .mem_read(mem_read),
20                            .mem_write(mem_write),
21                            .ready_mem(ready_mem),
22                            .stall(stall),
23                            .we_mem(we_mem),
24                            .re_mem(re_mem),
25                            .we_cash(we_cash),
26                            .read_miss(read_miss));
27
28     //data_mem (address,data_in,data_out,clk,we,re,ready);
29     data_mem #(1024,32) data_mem1 (.address(add_in), //length = 1024; width = 32;
30                                   .data_in(data_in),
31                                   .data_out(data_interm_mem),
32                                   .clk(clk),
33                                   .mem_read(mem_read),
34                                   .mem_write(mem_write),
35                                   .we(we_mem),
36                                   .re(re_mem),
37                                   .ready(ready_mem));
38
39     assign data_interm_cash = read_miss ? data_interm_mem : {96'd0,data_in};
40     //cash_mem (address,data_in,data_out,clk,we,read_miss)
41     cash_mem #(128,32) cash_mem1 (.address(add_in), //length = 128; width = 32;
42                                   .data_in(data_interm_cash),
43                                   .data_out(data_out),
44                                   .clk(clk),
45                                   .we(we_cash),
46                                   .read_miss(read_miss));
47
48 endmodule

```

- Instruction\_memory: 32bit Byte addressable ROM

```

1  module instruction_memory (address,data_out);
2
3  parameter length = 256;
4  parameter width = 32;
5
6  input [31:0]address;
7  output [31:0]data_out;
8  reg [width-1:0] mem [length-1:0];
9
10 assign data_out = mem [address>>2];
11
12 initial
13 begin
14     $readmemh("instruction_mem_for_pipeline_and_cash.txt", mem);
15 end
16 endmodule

```

## - Control unit

```

1  module control_unit (instr,result_sel,mem_write,alu_sel,imm_sel,mem_read,reg_write,alu_control,jalr_sel,bne_beq_sel,jump,branch);
2
3  localparam lw      = 7'b0000011;
4  localparam sw      = 7'b0100011;
5  localparam R_type  = 7'b0110011;
6  localparam I_type  = 7'b0010011;
7  localparam jal     = 7'b1101111;
8  localparam beq     = 7'b1100011;
9  localparam jalr    = 7'b1100111;
10
11 input [31:0] instr;
12
13 output mem_read,reg_write,alu_sel,mem_write,jalr_sel,branch,jump;
14 output reg bne_beq_sel;
15 output reg [2:0] alu_control;
16 output [1:0] result_sel,imm_sel;
17
18 wire [6:0] op_code = instr [6:0];
19 wire [2:0] func3 = instr [14:12];
20 wire func7_5 = instr [30];
21 wire [1:0] alu_operation;
22 reg [12:0] op;
23 assign mem_read = op [12];
24 assign reg_write = op [11];
25 assign imm_sel = op [10:9];
26 assign alu_sel = op [8];
27 assign mem_write = op [7];
28 assign result_sel = op [6:5];
29 assign branch = op [4];
30 assign jump = op [3];
31 assign alu_operation = op [2:1];
32 assign jalr_sel = op [0];
33
34 always@(op_code) //main decoder
35 begin
36     case (op_code)
37         //
38         lw: op = { 1'b1, 1'b1, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 1'b0, 2'b00, 1'b0};
39         sw: op = { 1'b0, 1'b0, 2'b01, 1'b1, 1'b1, 2'b00, 1'b0, 1'b0, 2'b00, 1'b0};
40         beq: op = { 1'b0, 1'b0, 2'b10, 1'b0, 1'b0, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0};
41         jal: op = { 1'b0, 1'b1, 2'b11, 1'b0, 1'b0, 2'b10, 1'b0, 1'b1, 2'b00, 1'b0};
42         I_type: op = { 1'b0, 1'b1, 2'b00, 1'b1, 1'b0, 2'b00, 1'b0, 1'b0, 2'b10, 1'b0};
43         R_type: op = { 1'b0, 1'b1, 2'b00, 1'b0, 1'b0, 2'b00, 1'b0, 1'b0, 2'b10, 1'b0};
44         jalr: op = { 1'b0, 1'b1, 2'b00, 1'b1, 1'b0, 2'b10, 1'b0, 1'b1, 2'b00, 1'b1};
45         default : op = 0;
46     endcase
47 end

```

1

```

48     always@(*)    //alu decoder
49     begin
50         if (func3 == 3'b001)
51             bne_beq_sel = 1'b0;
52         else
53             bne_beq_sel = 1'b1;
54         //alu_control = alu_control;
55         if (alu_operation == 2'b0)
56             alu_control = 3'b000;    //add //lw,sw
57         else if (alu_operation == 2'b01)
58             alu_control = 3'b001;    //sub //beq
59         else    //alu_operation = 2'b10    //R_type
60             begin
61                 case (func3)
62                 3'b000:
63                     begin
64                         if ({op_code[5],func7_5} == 2'b11)
65                             alu_control = 3'b001;    ///sub
66                         else
67                             alu_control = 3'b000;    ///add
68                     end
69                 3'b010: alu_control = 3'b101;    //set less than ///slt
70                 3'b110: alu_control = 3'b011;    ///or
71                 3'b111: alu_control = 3'b010;    ///and
72                 default : alu_control = 3'b000;
73             endcase
74         end
75     end
76 endmodule

```

2.

- Datapath components:

- Register\_file:

```

1     module reg_file (a1,a2,a3,wd3,rd1,rd2,clk,we3);
2
3     input clk,we3;
4     input [4:0] a1,a2,a3;
5     input [31:0] wd3;
6     output [31:0] rd1,rd2;
7
8     reg [31:0] mem [31:0];
9
10    assign rd2 = (a2 == 5'd0) ? 32'd0 : mem [a2];
11    assign rd1 = (a1 == 5'd0) ? 32'd0 : mem [a1];
12
13    always@(negedge clk)
14    begin
15        if (we3)
16            mem [a3] <= wd3;
17        else
18            mem [a3] <= mem [a3];
19    end
20 endmodule

```



- 2\*1 MUX & 3\*1 MUX:

```

module mux2 (mux_out,in0,in1,sel);
    output reg [31:0] mux_out;
    input [31:0] in0,in1;
    input sel;

    assign mux_out = sel ? in1 : in0;
endmodule

module mux3 (mux_out,in0,in1,in2,sel);
    output reg [31:0] mux_out;
    input [31:0] in0,in1,in2;
    input [1:0] sel;

    always@(*)
        case (sel)
            2'b00: mux_out = in0;
            2'b01: mux_out = in1;
            2'b10: mux_out = in2;
            2'b11: mux_out = 32'd0;
        endcase
endmodule

```

- ALU:

```

module ALU (zero,ALUout,a,b,ALUControl);

    output reg zero;
    output reg signed [31:0] ALUout;
    input [2:0] ALUControl;
    input [31:0] a,b;

    always @(*)
    begin
        case (ALUControl)
            3'b010 : ALUout = a & b;    //bitwise and
            3'b011 : ALUout = a | b;    //bitwise or
            3'b000 : ALUout = a + b;    //addition
            3'b001 : ALUout = a - b;    //subtraction
            3'b101 : ALUout = (a<b)? 1:0; //compare
            //5 : ALUout = ~(a | b);
            default : ALUout = 0;
        endcase

        if (ALUout == 0)
            zero = 1;
        else
            zero = 0;
        end
    end
endmodule

```

- Adder:

```

module full_adder_behave (f_sum,a,b);

    output reg [31:0] f_sum;
    input [31:0] a,b;

    always @ (*)
        f_sum = a + b ;
endmodule

```

- Sign\_extend:

```
module sign_extend (in,out,sel);

input [31:7] in;
input [1:0] sel;
output reg [31:0] out;

always@(*)
    if (sel == 2'b00) // I_type
        out = {{20{in[31]}}, in[31:20]};
    else if (sel == 2'b01) // S_type
        out = {{20{in[31]}}, in[31:25], in[11:7]};
    else if (sel == 2'b10) // B_type
        out = {{20{in[31]}}, in[7], in[30:25], in[11:8], 1'b0};
    else // sel = 2'b11 // J_type
        out = {{12{in[31]}}, in[19:12], in[20], in[30:21], 1'b0};
endmodule
```

- PC\_flip\_flop:

```
module d_flip_flop #(parameter n = 32) (in,out,clk,reset,en);
input [n-1:0] in;
input clk,reset,en;
output reg [n-1:0] out;

always@(posedge clk)
    if (!en)
        begin
            if (reset)
                out <= 32'd0;
            else
                out <= in;
        end
    else
        out <= out;
endmodule
```

## - Datapath:

```
1  `include "MUX.v"
2  `include "adder.v"
3  `include "reg_file.v"
4  `include "sign_extend.v"
5  `include "ALU.v"
6  `include "d_flip_flop_32.v"
7  `include "hazerd_unit.v"
8  module datapath (instr,instrD,read_data,clk,reset
9      ,mem_read,reg_write,alu_sel,alu_control
10     ,result_sel,imm_sel,pc_out,alu_result_out
11     ,write_dataM,jalr_sel,bne_beq_sel,jump
12     ,branch,mem_write,mem_writeM,mem_readM,stall);
13
14     input [31:0] instr;
15     input [31:0] read_data;
16     input clk,reset,stall,mem_read,reg_write;
17     input alu_sel,jalr_sel,bne_beq_sel,jump,branch,mem_write;
18     input [2:0] alu_control;
19     input [1:0] result_sel,imm_sel;
20
21     output mem_writeM,mem_readM;
22     output [31:0] pc_out;
23     output [31:0] alu_result_out;
24     output [31:0] write_dataM;
25     output [31:0] instrD;
26
27     wire reset_F,reset_D,reset_E,reset_M,reset_W;
28     wire pc_sel,en_F,en_D,en_E,en_M,en_W;
29
30     wire [31:0] pcF;
31
32     wire [31:0] pcD,pc_plus4D,rd1,rd2,immexD;
33     wire [4:0] rs1D,rs2D,rdD;
34     assign rs1D = instrD [19:15];
35     assign rs2D = instrD [24:20];
36     assign rdD = instrD [11:7];
37
38     wire mem_readE,reg_writeE,alu_selE,jalr_selE,bne_beq_selE;
39     wire mem_writeE,jumpE,branchE;
40     wire [2:0] alu_controlE;
41     wire [1:0] result_selE;
42     wire [31:0] pcE,pc_plus4E,rd1E,rd2E,immexE;
43     wire [4:0] rs1E,rs2E,rdE;
44     wire [31:0] write_dataE;
```

1

```
46     wire reg_writeM;
47     wire [1:0] result_selM;
48     wire [31:0] pc_plus4M,alu_resultM;
49     wire [4:0] rdM;
50
51     wire reg_writeW;
52     wire [1:0] result_selW;
53     wire [31:0] pc_plus4W,alu_resultW,read_dataW;
54     wire [4:0] rdW;
55
56     wire [1:0] forwardAE,forwardBE;
57     wire stallF,stallD,stallE,stallM,stallW,flushD,flushE;
58
59     wire [31:0] sourceB,sourceA;
60     wire zero,zero_flag;
61
62     //mux2 (mux_out,in0,in1,sel)
63     wire pc_sel_real;
64     wire [31:0] pc_next,pc_target,pc_plus4;
65     wire [31:0] pc_or_reg; //for jalr selection
66     mux2 pc_mux(.mux_out (pc_next),
67         .in0 (pc_plus4),
68         .in1 (pc_or_reg),
69         .sel (pc_sel_real));
70
71     //full_adder_behave (f_sum,a,b)
72     full_adder_behave add_plus_4(.f_sum (pc_plus4),
73         .a (32'd4),
74         .b (pcF));
75
76     //reg_file (a1,a2,a3,wd3,rd1,rd2,clk,we3)
77     wire [31:0] result;
78     reg_file reg_file1(.a1 (instrD[19:15]),
79         .a2 (instrD[24:20]),
80         .a3 (rdW),
81         .wd3 (result),
82         .rd1 (rd1),
83         .rd2 (rd2),
84         .clk (clk),
85         .we3 (reg_writeW));
86
87     //sign_extend (in,out,sel)
88     sign_extend extend(.in (instrD[31:7]),
89         .out (immexD),
90         .sel (imm_sel));
```

2

```

92 //mux3 (mux_out,in0,in1,in2,sel)
93 mux3 source_forwardingA(.mux_out (sourceA),
94     .in0 (rd1E),
95     .in1 (result),
96     .in2 (alu_resultM),
97     .sel (forwardAE));
98
99 //mux3 (mux_out,in0,in1,in2,sel)
100 mux3 source_forwardingB(.mux_out (write_dataE),
101     .in0 (rd2E),
102     .in1 (result),
103     .in2 (alu_resultM),
104     .sel (forwardBE));
105
106 //full_adder_behave (f_sum,a,b)
107 full_adder_behave add_imm(.f_sum (pc_target),
108     .a (immexE),
109     .b (pcE));
110
111 //mux2 (mux_out,in0,in1,sel)
112 mux2 reg_out_mux(.mux_out (sourceB),
113     .in0 (write_dataE),
114     .in1 (immexE),
115     .sel (alu_selE));
116
117 wire [31:0] alu_res;
118 //ALU (zero,ALUOut,a,b,ALUControl)
119 ALU alu1(.zero (zero),
120     .ALUOut (alu_res),
121     .a (sourceA),
122     .b (sourceB),
123     .ALUControl (alu_controlE));
124 assign zero_flag = bne_beq_selE ? zero : ~zero;
125 assign pc_sel_real = pc_sel ? (jumpE | (zero_flag & branchE)) : 1'b0;
126
127 //mux2 (mux_out,in0,in1,sel)
128 mux2 jalr_mux(.mux_out (pc_or_reg),
129     .in0 (pc_target),
130     .in1 (alu_res),
131     .sel (jalr_selE));
132
133 //mux3 (mux_out,in0,in1,in2,sel)
134 mux3 result_mux(.mux_out (result),
135     .in0 (alu_resultW),
136     .in1 (read_dataW),
137     .in2 (pc_plus4W),
138     .sel (result_selW));

```

```

140 wire en_F_real = en_F ? stallF : 1'b0;
141 //d_flip_flop #(parameter n = 32) (in,out,clk,reset,en);
142 d_flip_flop #(32) featch(.in(pc_next),
143     .out(pcF),
144     .clk(clk),
145     .reset(reset_F),
146     .en(en_F_real));
147
148 wire reset_D_real = reset_D ? 1'b1 : flushD;
149 wire en_D_real = en_D ? stallD : 1'b0;
150 //d_flip_flop #(parameter n = 32) (in,out,clk,reset,en);
151 wire [95:0] decode_in = {instr,pcF,pc_plus4};
152 wire [95:0] decode_out;
153 assign {instrD,pcD,pc_plus4D} = decode_out;
154 d_flip_flop #(96) decode(.in(decode_in),
155     .out(decode_out),
156     .clk(clk),
157     .reset(reset_D_real),
158     .en(en_D_real));
159
160 //d_flip_flop #(parameter n = 32) (in,out,clk,reset,en);
161 wire reset_E_real = reset_E ? 1'b1 : flushE;
162 wire en_E_real = en_E ? stallE : 1'b0;
163 wire [187:0] excute_in = {mem_read,reg_write,alu_sel,jalr_sel,
164     .bne_beq_sel,alu_control,result_sel,
165     .mem_write,rd1,rd2,pcD,rs1D,rs2D,rdD,
166     .immexD,pc_plus4D,jump,branch};
167 wire [187:0] excute_out;
168 assign {mem_readE,reg_writeE,alu_selE,jalr_selE,bne_beq_selE,
169     .alu_controlE,result_selE,mem_writeE,rd1E,rd2E,pcE,
170     .rs1E,rs2E,rdE,immexE,pc_plus4E,jumpE,branchE} = excute_out;
171 d_flip_flop #(188) excute(.in(excute_in),
172     .out(excute_out),
173     .clk(clk),
174     .reset(reset_E_real),
175     .en(en_E_real));

```

3

4

```

177 //d_flip_flop #(parameter n = 32) (in,out,clk,reset,en);
178 wire en_M_real = en_M ? stallM : 1'b0;
179 wire [105:0] mem_in = {mem_readE,reg_writeE,result_selE,mem_writeE,
180     .alu_res,write_dataE,rdE,pc_plus4E};
181 wire [105:0] mem_out;
182 assign {mem_readM,reg_writeM,result_selM,mem_writeM,alu_resultM,
183     .write_dataM,rdM,pc_plus4M} = mem_out;
184 d_flip_flop #(106) memory(.in(mem_in),
185     .out(mem_out),
186     .clk(clk),
187     .reset(reset_M),
188     .en(en_M_real));
189
190 //d_flip_flop #(parameter n = 32) (in,out,clk,reset,en);
191 wire en_W_real = en_W ? stallW : 1'b0;
192 wire [103:0] write_back_in = {reg_writeM,result_selM,alu_resultM,
193     .read_data,rdM,pc_plus4M};
194 wire [103:0] write_back_out;
195 assign {reg_writeW,result_selW,alu_resultW,read_dataW,rdW,
196     .pc_plus4W} = write_back_out;
197 d_flip_flop #(104) write_back(.in(write_back_in),
198     .out(write_back_out),
199     .clk(clk),
200     .reset(reset_W),
201     .en(en_W_real));

```

5

```

203 //hazard_unit (rs1D,rs2D,rdE,rs1E,rs2E,pc_sel,result_selE,rdM,reg_writeM,
204 //    .rdW,reg_writeW,forwardAE,forwardBE,stallF,stallD,stallE,
205 //    .stallM,stallW,flushD,flushE,stall);
206 hazard_unit u0(.rs1D(rs1D),
207     .rs2D(rs2D),
208     .rdE(rdE),
209     .rs1E(rs1E),
210     .rs2E(rs2E),
211     .pc_sel(pc_sel_real),
212     .result_selE(result_selE[0]),
213     .rdM(rdM),
214     .reg_writeM(reg_writeM),
215     .rdW(rdW),
216     .reg_writeW(reg_writeW),
217     .forwardAE(forwardAE),
218     .forwardBE(forwardBE),
219     .stallF(stallF),
220     .stallD(stallD),
221     .stallE(stallE),
222     .stallM(stallM),
223     .stallW(stallW),
224     .flushD(flushD),
225     .flushE(flushE),
226     .stall(stall));
227
228 //output assignment
229 assign pc_out = pcF;
230 assign alu_result_out = alu_resultM;
231 assign {en_F,en_D,en_E,en_M,en_W} = reset ? 5'b0_0_0_0_0 : 5'b1_1_1_1_1;
232 assign {reset_F,reset_D,reset_E,reset_M,reset_W} = reset ? 5'b1_1_1_1_1 : 5'b0_0_0_0_0;
233 assign pc_sel = reset ? 1'b0 : 1'b1;
234
235 endmodule

```

6.

## - Hazard\_unit:

```

1 module hazard_unit (rs1D,rs2D,rdE,rs1E,rs2E,pc_sel,result_selE,rdM,reg_writeM,rdW
2 ,reg_writeW,forwardAE,forwardBE,stallF,stallD,stallE,stallM
3 ,stallW,flushD,flushE,stall);
4
5 input pc_sel,result_selE,reg_writeM,reg_writeW,stall;
6 input [4:0] rdE,rdM,rdW,rs1D,rs2D,rs1E,rs2E;
7
8 output reg stallF,stallD,stallE,stallM,stallW,flushD,flushE;
9 output reg [1:0] forwardAE,forwardBE;
10
11 always@(*)
12 begin
13     //-----forward for data Hazard-----
14     if (((rs1E == rdM) & reg_writeM) & (rs1E != 0))
15         forwardAE = 2'b10;
16     else if (((rs1E == rdW) & reg_writeW) & (rs1E != 0))
17         forwardAE = 2'b01;
18     else
19         forwardAE = 2'b00;
20
21     if (((rs2E == rdM) & reg_writeM) & (rs2E != 0))
22         forwardBE = 2'b10;
23     else if (((rs2E == rdW) & reg_writeW) & (rs2E != 0))
24         forwardBE = 2'b01;
25     else
26         forwardBE = 2'b00;
27     //-----
28 end
29
30 wire lwStall;
31 assign lwStall = result_selE/[0]*/ & ((rs1D == rdE) | (rs2D == rdE));
32 always@(lwStall or pc_sel or stall)
33 begin
34     if (stall) //memory system stall
35     begin
36         stallF = 1'b1;
37         stallD = 1'b1;
38         stallE = 1'b1;
39         stallM = 1'b1;
40         stallW = 1'b1;
41     end
42     else
43     begin
44         //-----stall for load Hazard-----
45         if (lwStall == 1'b1)
46         begin
47             stallF = lwStall;
48             stallD = lwStall;
49             stallE = 1'b0;
50             stallM = 1'b0;
51             stallW = 1'b0;
52         end
53         else
54         begin
55             stallF = 1'b0;
56             stallD = 1'b0;
57             stallE = 1'b0;
58             stallM = 1'b0;
59             stallW = 1'b0;
60         end
61     end
62     //-----
63     flushE = 1'b0;
64     flushD = 1'b0;
65
66     //-----flush for controls Hazard-----
67     if ((lwStall | pc_sel) == 1'b1)
68     begin
69         flushD = pc_sel;
70         flushE = lwStall | pc_sel;
71     end
72     //-----
73 end
74 endmodule

```

## - Top\_module:

```

1  `include "datapath.v"
2  `include "memory_system.v"
3  `include "control_unit.v"
4  module top_module (clk,pc_out,instr,reset_ms,reset);
5
6  input clk,reset_ms,reset;
7  input [31:0] instr;
8  output [31:0] pc_out;
9
10 wire [31:0] write_data,read_data,alu_result;
11 wire write_en,read_en,stall;
12
13 //memory_system (clk,mem_read,mem_write,reset,add_in,data_in,stall,data_out);
14 memory_system ms(.clk(clk),
15                 .mem_read(read_en),
16                 .mem_write(write_en),
17                 .reset(reset_ms),
18                 .add_in(alu_result),
19                 .data_in(write_data),
20                 .stall(stall),
21                 .data_out(read_data));
22
23 //control_unit (instr,result_sel,mem_write,alu_sel,imm_sel,mem_read,reg_write
24 //              ,alu_control,jalr_sel,bne_beq_sel,jump,branch);
25 wire alu_sel,mem_read,reg_write,jalr_sel,bne_beq_sel,jump,branch,mem_write;
26 wire [1:0] result_sel,imm_sel;
27 wire [2:0] alu_control;
28 wire [31:0] instrD;
29 control_unit cl(.instr(instrD),
30                .result_sel(result_sel),
31                .mem_write(mem_write),
32                .alu_sel(alu_sel),
33                .imm_sel(imm_sel),
34                .mem_read(mem_read),
35                .reg_write(reg_write),
36                .alu_control(alu_control),
37                .jalr_sel(jalr_sel),
38                .bne_beq_sel(bne_beq_sel),
39                .jump(jump),
40                .branch(branch));
41
42 //datapath (instr,instrD,read_data,clk,reset,mem_read,reg_write,alu_sel,alu_control
43 //          ,result_sel,imm_sel,pc_out,alu_result_out,write_dataM,jalr_sel,bne_beq_sel
44 //          ,jump,branch,mem_write,mem_writeM,mem_readM,stall);
45 datapath dl(.instr(instr),
46             .instrD(instrD),
47             .read_data(read_data),
48             .clk(clk),
49             .reset(reset),
50             .mem_read(mem_read),
51             .reg_write(reg_write),
52             .alu_sel(alu_sel),
53             .alu_control(alu_control),
54             .result_sel(result_sel),
55             .imm_sel(imm_sel),
56             .pc_out(pc_out),
57             .alu_result_out(alu_result),
58             .write_dataM(write_data),
59             .jalr_sel(jalr_sel),
60             .bne_beq_sel(bne_beq_sel),
61             .jump(jump),
62             .branch(branch),
63             .mem_write(mem_write),
64             .mem_writeM(write_en),
65             .mem_readM(read_en),
66             .stall(stall)); //remove read_en in case of normal ram or mem
67 endmodule

```



## Test\_bench:

```

1  `include "instruction_memory.v"
2  `include "top_module.v"
3  module top_tb ();
4
5      localparam t = 25;
6
7      reg clk,reset_ms,reset;
8      wire [31:0] instr,pc_out;
9
10     top_module t1(.clk(clk),
11                  .reset_ms(reset_ms),
12                  .reset(reset),
13                  .pc_out(pc_out),
14                  .instr(instr));
15
16     //instruction memory (address,data_out,clk);
17     instruction_memory instruct(.address (pc_out),
18                                .data_out (instr));
19
20     initial
21     begin
22         clk = 0;
23         forever #(t/2) clk = ~clk;
24     end
25
26     //////////////////////////////////////////
27     if (t1.ms.data_mem1.mem[8] == 32'ha)
28         $display ("success in add 0x8");
29     else
30         $display ("failure in add 0x8");
31     //////////////////////////////////////////
32     if (t1.ms.data_mem1.mem[80] == 32'hc)
33         $display ("success in add 0x50");
34     else
35         $display ("failure in add 0x50");
36     //////////////////////////////////////////
37     if (t1.ms.data_mem1.mem[16] == 32'he)
38         $display ("success in add 0x10");
39     else
40         $display ("failure in add 0x10");
41     //////////////////////////////////////////
42     if (t1.ms.data_mem1.mem[24] == 32'he)
43         $display ("success in add 0x18");
44     else
45         $display ("failure in add 0x18");
46     //////////////////////////////////////////
47     if (t1.ms.data_mem1.mem[32] == 32'ha)
48         $display ("success in add 0x20");
49     else
50         $display ("failure in add 0x20");
51     //////////////////////////////////////////
52     if (t1.ms.data_mem1.mem[6] == 32'd12)
53         $display ("success in add 0x6");
54     else
55         $display ("failure in 0x6");
56     //////////////////////////////////////////
57     if (t1.ms.data_mem1.mem[5] == 32'd15)
58         $display ("success in add 0x5");
59     else
60         $display ("failure in add 0x5");
61     //////////////////////////////////////////
62     if (t1.ms.data_mem1.mem[12] == 32'd14)
63         $display ("success in add 0xc");
64     else
65         $display ("failure in add 0xc");
66     //////////////////////////////////////////
67     if (t1.ms.data_mem1.mem[40] == 32'd10)
68         $display ("success in add 0x28");
69     else
70         $display ("failure in add 0x28");
71     //////////////////////////////////////////
72     if (t1.ms.data_mem1.mem[45] == 32'hc)
73         $display ("success in add 0x2d");
74     else
75         $display ("failure in add 0x2d");
76

```

1

3

```

26     initial
27     begin
28
29         $dumpfile ("top_tb.vcd");
30         $dumpvars (0,top_tb);
31         reset_ms = 1'b1;
32         reset = 1'b1;
33         #t
34         reset_ms = 1'b0; //to free the memory system reset
35         reset = 1'b0; //to free RISC resets and enables and pc_sel
36         #t
37         #(t*165) //wait for the program to finish
38         $dumpoff;
39     /* add_h add_d val_h
40         0xe0 224 >> 19
41         0x60 96 >> 7
42         0x50 80 >> c
43         0x2d 45 >> c
44         0x28 40 >> a
45         0x20 32 >> a
46         0x1f 31 >> c
47         0x1e 30 >> c
48         0x1b 27 >> 7
49         0x1a 26 >> 7
50         0x18 24 >> e
51         0x14 20 >> e4
52         0x10 16 >> e
53         0xf 15 !>> a0
54         0xc 12 >> e
55         0x8 8 >> a
56         0x6 6 >> c
57         0x5 5 >> a
58         0x2 2 >> 7
59     */
60
61     //////////////////////////////////////////
62     if (t1.ms.data_mem1.mem[96] == 32'h7)
63         $display ("success in add 0xe0");
64     else
65         $display ("failure in 0xe0");
66     //////////////////////////////////////////
67     if (t1.ms.data_mem1.mem[224] == 32'h19)
68         $display ("success in add 0xe0");
69     else
70         $display ("failure in add 0xe0");
71     //////////////////////////////////////////
72     if (t1.ms.data_mem1.mem[2] == 32'h7)
73         $display ("success in add 0x2");
74     else
75         $display ("failure in add 0x2");
76     //////////////////////////////////////////
77     if (t1.ms.data_mem1.mem[15] != 32'hc0)
78         $display ("success jair jumping");
79     else
80         $display ("failure jair jumping");
81     //////////////////////////////////////////
82     if (t1.ms.data_mem1.mem[20] == 32'he4)
83         $display ("success in add 0x14");
84     else
85         $display ("failure in add 0x14");
86     //////////////////////////////////////////
87     if (t1.ms.data_mem1.mem[30] == 32'hc)
88         $display ("success in add 0x1e");
89     else
90         $display ("failure in add 0x1e");
91     //////////////////////////////////////////
92     if (t1.ms.data_mem1.mem[31] == 32'hc)
93         $display ("success in add 0x1f");
94     else
95         $display ("failure in add 0x1f");
96     //////////////////////////////////////////
97     if (t1.ms.data_mem1.mem[26] == 32'h7)
98         $display ("success in add 0x1a");
99     else
100        $display ("failure in add 0x1a");
101    //////////////////////////////////////////
102    if (t1.ms.data_mem1.mem[27] == 32'h7)
103        $display ("success in add 0x1b");
104    else
105        $display ("failure in add 0x1b");
106    //////////////////////////////////////////
107    $stop;
108
109    end
110    endmodule
111

```

2

4.

## The program loaded in the instruction memory:

1	addi x5, x0, 10 # x5 = 10	(0x0)	0x00A00293
2	addi x6, x0, 12 # x6 = 12	(0x4)	0x00C00313
3	addi x7, x0, 14 # x7 = 14	(0x8)	0x00E00393
4	sw x5, 5(x0) #write miss around	(0xc)	0x005022A3
5	lw x8, 5(x0) #read miss	(0x10)	0x00502403
6	sw x6, 6(x0) #write hit throug	(0x14)	0x00602323
7	lw x9, 6(x0) #read hit	(0x18)	0x00602483
8	sw x7, 12(x0) #write miss around	(0x1c)	0x00702623
9	lw x10, 12(x0) #read miss	(0x20)	0x00C02503
10	lw x12, 12(x0) #read hit	(0x24)	0x00C02603
11	add x3, x12, x5 #	(0x28)	0x005601B3
12	add x2, x12, x6 #	(0x2c)	0x00660133
13	sw x5, 40(x0) #write miss around	(0x30)	0x00502F23
14	lw x13, 40(x0) #read miss	(0x34)	0x01E02683
15	sw x6, 45(x0) #write miss around	(0x38)	0x026021A3
16	addi x5, x0, 10 # x5 = 10	(0x3c)	0x00A00293
17	addi x6, x0, 12 # x6 = 12	(0x40)	0x00C00313
18	addi x7, x0, 14 # x7 = 14	(0x44)	0x00E00393
19	sw x8, 8(x0) #	(0x48)	0x00802423
20	sw x9, 80(x0) #	(0x4c)	0x04902823
21	sw x10, 16(x0) #	(0x50)	0x00A02823
22	sw x12, 24(x0) #	(0x54)	0x00C02C23
23	sw x13, 32(x0) #	(0x58)	0x02D02023
24	main: addi x2, x0, 5 # x2 = 5	(0x5c)	0x00500113
25	addi x3, x0, 12 # x3 = 12	(0x60)	0x00C00193
26	addi x7, x3, -9 # x7 = (12 - 9) = 3	(0x64)	0xFF718393
27	or x4, x7, x2 # x4 = (3 OR 5) = 7	(0x68)	0x0023E233
28	and x5, x3, x4 # x5 = (12 AND 7) = 4	(0x6c)	0x0041F2B3
29	add x5, x5, x4 # x5 = 4 + 7 = 11	(0x70)	0x004282B3
30	beq x5, x7, end # shouldn't be taken	(0x74)	0x02728863
31	slt x4, x3, x4 # x4 = (12 < 7) = 0	(0x78)	0x0041A233
32	beq x4, x0, around # should be taken	(0x7c)	0x00020463
33	addi x5, x0, 0 # shouldn't execute	(0x80)	0x00000293
34	around: slt x4, x7, x2 # x4 = (3 < 5) = 1	(0x84)	0x0023A233
35	add x7, x4, x5 # x7 = (1 + 11) = 12	(0x88)	0x005203B3
36	add x30, x7, x0 # x30 = 12 != 3 #test forwarding	(0x8c)	0x00038F33
37	add x31, x0, x7 # x31 = 12 != 3 #test forwarding	(0x90)	0x00700FB3
38	sw x30, 30(x0) # [30] = 12 != 3 #test forwarding	(0x94)	0x01E02F23
39	sw x31, 31(x0) # [31] = 12 != 3 #test forwarding	(0x98)	0x01F02FA3
40	sub x7, x7, x2 # x7 = (12 - 5) = 7	(0x9c)	0x402383B3
41	sw x7, 84(x3) # [96] = 7	(0xa0)	0x0471AA23
42	lw x2, 96(x0) # x2 = [96] = 7	(0xa4)	0x06002103
43	add x26, x2, x0 # x26 = 7 != 5 #test stall	(0xa8)	0x00010D33

44	add x27, x0, x2 # x27 = 7 != 5 #test stall	(0xac)	0x00200DB3
45	sw x26, 26(x0) # [26] = 7 != 5 #test stall	(0xb0)	0x01A02D23
46	sw x27, 27(x0) # [27] = 7 != 5 #test stall	(0xb4)	0x01B02DA3
47	add x9, x2, x5 # x9 = (7 + 11) = 18	(0xb8)	0x005104B3
48	jal x3, end # jump to end, x3 = 0xc0	(0xbc)	0x008001EF
49	addi x2, x0, 1 # shouldn't execute	(0xc0)	0x00100113
50	end: add x2, x2, x9 # x2 = (7 + 18) = 25	(0xc4)	0x00910133
51	sw x2, 0x20(x3) # [224] = 25	(0xc8)	0x0221A023
52	bne x7,x5,test_bne # should be taken	(0xcc)	0x00539463
53	done: beq x2, x2, done # infinite loop	(0xd0)	0x00210063
54	test_bne: sw x7, 2(x0) # [2] = 7	(0xd4)	0x00702123
55	addi x11, x0, 8 # x11 = 8	(0xd8)	0x00800593
56	sw x11, 15(x0) # [15] = 8	(0xdc)	0x00B027A3
57	my_place: jalr x7, x11, my_place #	(0xe0)	0x060583E7
58	sw x3, 15(x0) # [15] != 0xc0	(0xe4)	0x003027A3
59	test_jlr: sw x7, 20(x0) # [20] = 0xe8	(0xe8)	0x00702A23
60	bne x7,x5,done # should be taken	(0xec)	0xFE5394E3

### The machine code loaded in the instruction memory:

00A00293

00C00313

00E00393

005022A3

00502403

00602323

00602483

00702623

00C02503

00C02603

005601B3

00660133

02502423

02802683

026026A3

00A00293



00C00313

00E00393

00802423

04902823

00A02823

00C02C23

02D02023

00500113

00C00193

FF718393

0023E233

0041F2B3

004282B3

04728863

0041A233

00020463

00000293

0023A233

005203B3

00038F33

00700FB3

01E02F23

01F02FA3

402383B3

0471AA23

06002103

00010D33

00200DB3

01A02D23

01B02DA3  
 005104B3  
 008001EF  
 00100113  
 00910133  
 0221A023  
 00539463  
 00210063  
 00702123  
 00800593  
 00B027A3  
 0E0583E7  
 003027A3  
 00702A23  
 FE5392E3

### The result from test bench:

	mem_add_h	mem_add_d	val_h
	0xe0	224 >>	0x19
	0x60	96 >>	0x7
	0x50	80 >>	0xc
	0x2d	45 >>	0xc
	0x28	40 >>	0xa
	0x20	32 >>	0xa
	0x1f	31 >>	0xc
	0x1e	30 >>	0xc
	0x1b	27 >>	0x7
	0x1a	26 >>	0x7
	0x18	24 >>	0xe
	0x14	20 >>	0xe4
	0x10	16 >>	0xe
	0xf	15 !>>	0xa0
	0xc	12 >>	0xe
	0x8	8 >>	0xa
	0x6	6 >>	0xc
	0x5	5 >>	0xa
	0x2	2 >>	0x7

```

VSIM 2> run -all
# success in add 0x8
# success in add 0x50
# success in add 0x10
# success in add 0x18
# success in add 0x20
# success in add 0x6
# success in add 0x5
# success in add 0xc
# success in add 0x28
# success in add 0x2d
# success in add 0x60
# success in add 0xe0
# success in add 0x2
# success jalr jumping
# success in add 0x14
# success in add 0x1e
# success in add 0x1f
# success in add 0x1a
# success in add 0x1b
# ** Note: $stop      : F:/ITI/RISC-V/pipeline/ser/top_tb.v(157)
  
```

## Reg\_file

### Comments:

#### ○ RISC-V TEST Comments:

- It stored in the address 0x60 (0d96) 0x7 which is the value of 0x7 register of the register file -at run time- which verify the following instructions (as 0x7 can't have 0x7 value unless the success of the instructions) :  
Sw, add, sub, beq, slt, addi, or, and.
- It stored in the address 0xe0 (0d224) 0x19 (0d25) which is the value of 0x2 register in the register file which verify the following instructions (as 0x2 can't have 0x19 (0d25) value unless the success of the instructions) :  
lw, jal.
- It stored in the address 0x2 (0d2) 0x7 (0d7) which is the value of 0x7 register in the register file which verify the following instructions (as this instruction won't be executed if it wasn't for bne (bnq jumped is infinite loop)):  
bne.
- It didn't store in the address 0x3 (0d3) 0xc0 (0d192) which is the value of 0x3 register in the register file which verify the jumping part of the following instructions (as this instruction jumps the sw instruction successfully):  
jalr.
- It didn't store in the address 0x14 (0d20) 0xe4 (0d228) which is the value of 0x7 register in the register file which verify the storing of the return (pc+4) part of the following instructions (as this instruction stores the next instruction address (pc+4) in the 0x7 (destination register) successfully):  
jalr.
- It stored in the address 0x1e (0d30) 0xc (0d12) which is the value of 0x30 register in the register file which verify the successful forwarding from the memory stage of an instruction to the execution of dependent instruction.
- It stored in the address 0x1f (0d31) 0xc (0d12) which is the value of 0x31 register in the register file which verify the successful forwarding from the write back stage of an instruction to the execution of dependent instruction.
- It stored in the address 0x1a (0d26) 0x7 (0d7) which is the value of 0x26 register in the register file which verify the successful stalling from lw instruction to a dependent instruction till the write back stage of lw and forwarding to the execution stage to the dependent instruction.
- It stored in the address 0x1b (0d27) 0x7 (0d7) which is the value of 0x27 register in the register file which verify the successful stalling from lw instruction to a dependent instruction till the write back stage of lw and read it directly from the register file in the decode stage of the dependent instruction.
- Every B or J type instruction successfully executed proves the control hazard solution is successful.

0000001f	0000000c
0000001e	0000000c
0000001d	xxxxxxxx
0000001c	xxxxxxxx
0000001b	00000007
0000001a	00000007
00000019	xxxxxxxx
00000018	xxxxxxxx
00000017	xxxxxxxx
00000016	xxxxxxxx
00000015	xxxxxxxx
00000014	xxxxxxxx
00000013	xxxxxxxx
00000012	xxxxxxxx
00000011	xxxxxxxx
00000010	xxxxxxxx
0000000f	xxxxxxxx
0000000e	xxxxxxxx
0000000d	0000000a
0000000c	0000000e
0000000b	00000008
0000000a	0000000e
00000009	00000012
00000008	0000000a
00000007	000000e4
00000006	0000000c
00000005	0000000b
00000004	00000001
00000003	000000c0
00000002	00000019
00000001	xxxxxxxx
00000000	xxxxxxxx

○ **Cash Memory System TEST Comments:**

- It stored in the address 0x5 (0d5) 0xa which is the value of 0x5 register of the register file  
-at run time- which verify write miss operation.
- - It stored in the address 0x6 (0d6) 0xc which is the value of 0x6 register of the register file  
-at run time- which verify write hit after read miss operation.
- - It stored in the address 0xc (0d12) 0xe which is the value of 0x7 register of the register file  
-at run time- which verify write miss after read hit operation.
- - It stored in the address 0x28 (0d40) 0xa which is the value of 0x5 register of the register file  
-at run time- which verify write miss after read hit with load stall operation.
- - It stored in the address 0x2d (0d45) 0xc which is the value of 0x6 register of the register file  
-at run time- which verify write miss after read miss operation.
- - It stored in the address 0x8 (0d8) 0xa which is the value of 0x8 register of the register file  
-at run time- which verify read miss after write miss operation on different blocks.
- - It stored in the address 0x50 (0d80) 0xc which is the value of 0x9 register of the register file  
-at run time- which verify read hit after write hit operation.
- - It stored in the address 0x18 (0d24) 0xe which is the value of 0x12 register of the register file  
-at run time- which verify read hit of an address which is the same of the instruction before which is does read miss operation.
- - It stored in the address 0x20 (0d32) 0xa which is the value of 0x13 register of the register file  
-at run time- which verify read miss after write miss operation on the same data block.

.