


Abdallah Tarek Abdelnaby Digital_design Project 1.3: RISC-V Pipelined Processor With Cash Memory System

Group_number: G4

The main block diagrams:







Cash Memory System

The building blocks of the design:

- Memories
 - Data_memory_system:
 - Cash_memory:

```
module cash mem (address, data in, data out, clk, we, read miss);
parameter length = 128;
parameter width = 32;
input clk,we,read miss;
input [width-1:0]address;
input [(width*4)-1:0]data_in;
output [width-1:0]data out;
reg [width-1:0] mem [length-1:0];
wire [$clog2(length)-1:0]trunc add;
function [$clog2(length)-1:0] address trunc;
input [width-1:0]add;
address trunc = add;
-endfunction
assign trunc add = address trunc (address);
assign data_out = mem [trunc_add];
always@(negedge clk)
begin
     if (we)
     begin
         if (read miss)
         begin
             mem [{trunc_add[$clog2(length)-1:2],2'b00}] <= data_in [width-1:0];</pre>
               mem \ [\{trunc\_add [\$clog2(length)-1:2],2'b01\}] <= data\_in \ [(width*2)-1:width]; 
             mem [{trunc_add[$clog2(length)-1:2],2'b10}] <= data_in [(width*3)-1:(width*2)];
mem [{trunc_add[$clog2(length)-1:2],2'b11}] <= data_in [(width*4)-1:(width*3)];
         end
         else
         begin
             mem [trunc_add] <= data_in [width-1:0];</pre>
         end
     end
     else
     begin
         mem [trunc_add] <= mem [trunc_add];</pre>
     end
end
endmodule
```

Data memory

67

68

69

70

74

76

80

81 82

84

85 86

87 88

89

90

91

92

93 94 95

97

endmodule

```
// 32bit word memory edged write edged read with coounter 4
  2
       //to emilate 0.25 speed compared to clk and one block read 16 byte
  3
        module data mem (address,data in,data out,clk,mem read,mem write,we,re,ready);
  4
        parameter length = 1024;
  5
  6
        parameter width = 32;
  8
        localparam idle
                              = 3'd0;
                              = 3'd1;
  9
        localparam rm1
        localparam rm2
                            = 3'd2;
 10
 11
        localparam rm3
                              = 3'd3;
                              = 3'd4;
        localparam rm4
 13
 14
        input clk,we,re,mem_read,mem_write;
 15
        input [width-1:0]address;
        input [width-1:0]data_in;
 16
 17
        output [(width*4)-1:0]data out;
 19
        output reg ready;
        reg [(width*4)-1:0] temp;
        reg [width-1:0] mem [length-1:0];
 24
        wire [$clog2(length)-1:0]trunc_add;
 26
                                                                          always@ (negedge clk)
 27
       function [$clog2(length)-1:0] address trunc;
                                                                   38
        input [width-1:0]add;
                                                                        begin
                                                                   39
                                                                              if (reset)
 29
 30
        address trunc = add;
                                                                   40
                                                                                  current_state <= idle;
                                                                   41
 31
        endfunction
                                                                   42
                                                                                  current state <= next state;</pre>
                                                                         end
        assign trunc add = address trunc (address);
                                                                   43
 34
                                                                   44
 35
        reg [2:0] current state, next state;
                                                                   45
                                                                          always@(current state,we,re)
      wire reset = ~(mem write | mem read);
                                                                   46
                                                                        begin
                                                                   47
                                                                              case (current state) // synopsys full case
                                                                   48
                                                                              idle:begin
                                                                   49
                                                                                      next state = rm1;
                                                                   50
                                                                                   end
 always@(posedge clk)
                                                                   51
                                                                              rm1:begin
begin
                                                                   52
                                                                                     next state = rm2;
      if (current_state == rm4)
                                                                   53
      begin
                                                                                    end
          if (we)
                                                                   54
                                                                              rm2:begin
          begin
                                                                   55
                                                                                     next_state = rm3;
             mem [trunc_add] <= data_in;</pre>
                                                                   56
                                                                                    end
              ready = 1'b1;
                                                                   57
                                                                              rm3:begin
          end
                                                                   58
                                                                                    next_state = rm4;
          else if (re)
                                                                   59
                                                                                    end
自
         begin
                                                                   60
                                                                              rm4:begin
             temp = {mem [{trunc_add[$clog2(length)-1:2],2'b11}],
                                                                   61
                                                                                     next_state = idle;
                     mem [{trunc_add[$clog2(length)-1:2],2'b10}],
                                                                                    end
                     mem [{trunc_add[$clog2(length)-1:2],2'b01}],
                                                                   62
                     mem [{trunc_add[$clog2(length)-1:2],2'b00}]}; 63
                                                                              endcase
              ready = 1'b1;
          end
          else
          begin
            mem [trunc_add] <= mem [trunc_add];</pre>
              ready = 1'b0;
      end
      else
      begin
         ready = 1'b0;
         mem [trunc_add] <= mem [trunc_add];</pre>
      end
  assign data_out = temp;
```

Memory_control_unit

```
module memory_control_unit (clk,reset,add_in,mem_read,mem_write,ready_mem,stall
                                      ,we_mem,re_mem,we_cash,read_miss);
  3
  4
         parameter data_mem_length = 1024;
  5
         parameter cash_mem_length = 128;
        parameter cash mem block size = 4; //(cash mem block size)per data mem word
  8
         localparam mem_block_no_bits = $clog2(data_mem_length) - $clog2(cash_mem_length);
                                     = 4'd0; //idle and read hit
         localparam idle
 11
         localparam read_mem
                                     = 4'd1; //read miss and prepare data from mem
         localparam read_miss_cash = 4'd2; // read_miss and deliver data from mem to cash
 13
         localparam write
                                     = 4'd3; //write hit or miss
 14
 15
         input clk,reset,mem_read,mem_write,ready_mem;
 16
         input [31:0] add in;
 17
         output reg stall,we_mem,re_mem,we_cash,read_miss;
 18
 19
         reg [0:0] valid [(cash_mem_length/cash_mem_block_size)-1:0];
 20
         wire tag:
 21
         reg [mem_block_no_bits-1:0] mem_block_no [(cash_mem_length/cash_mem_block_size)-1:0];
 23
      wire h_m = (tag) & (valid [add_in [$clog2(cash_mem_length)-1:$clog2(cash_mem_block_size)]]);
 24
 25
                                                                             78
                                                                                     always@ (current state)
 26
         reg [2:0] current_state,next_state;
                                                                                    _begin
 27
         always@(negedge clk)
                                                                             80
                                                                                                                  //synopsys full_case
                                                                                          case (current state)
 28
       - begin
                                                                             81
                                                                                          idle:begin
 29
             if (reset)
                                                                                                   we_cash = 1'b0;
                                                                             82
                 current state <= idle;
                                                                                                   we_mem = 1'b0;
                                                                             83
 31
                                                                                                   re mem = 1'b0;
                                                                             84
 32
                 current_state <= next_state;</pre>
                                                                                                   read_miss = 1'b1;
                                                                             85
 33
                                                                             86
                                                                                                   stall = 1'b0:
                                                                             87
                                                                                              end
                                                                             88
                                                                                          read mem:begin
       always@(current_state,h_m,mem_read,mem_write,ready_mem)
     begin ca
                                                                             89
                                                                                                       we_cash = 1'b1;
36
           case (current_state)
                                                                             90
                                                                                                       we mem = 1'b0;
           idle:begin
                                                                                                       re_mem = 1'b1;
                                                                             91
39
                   case ({mem read, mem write}) // synopsys full case
                                                                                                       read_miss = 1'b1;
                                                                             92
40
                   2'b10:begin
                                                                             93
                                                                                                       stall = 1'b1;
41
                           if (h m)
                                                                             94
42
                              next_state = idle;
                                                                             95
                                                                                          {\tt read\_miss\_cash:} {\tt begin}
43
                           else
                                                                                                            we_cash = 1'b1;
                                                                             96
44
                              next state = read mem;
                                                                             97
                                                                                                            we_mem = 1'b0;
45
                        end
46
                   2'b01: next_state = write;
                                                                             98
                                                                                                            re_mem = 1'b0;
47
                   2'b00: next_state = idle;
                                                                             99
                                                                                                            read miss = 1'b1;
48
                   endcase
                                                                                                            stall = 1'b0:
49
               end
                                                                            101
                                                                                                          end
50
           read_mem:begin
                                                                                          write:begin
51
                   if (ready_mem)
                                                                            103
                                                                                                   if (h m)
                      next_state = read_miss_cash;
53
                                                                            104
                                                                                                   begin
54
                                                                            105
                                                                                                       we_cash = 1'b1;
                      next_state = read_mem;
55
                                                                                                       we_mem = 1'b1;
                end
                                                                            106
           read miss cash:begin
                                                                                                       re mem = 1'b0;
57
                           case ({mem_read,mem_write}) // synopsys full_case
                                                                                                       read_miss = 1'b0;
                           2'b10:begin
                                                                                                       stall = 1'b1:
                                  if (h m)
                                                                            110
                                                                                                   end
60
                                      next_state = idle;
                                                                            111
                                                                                                   else
61
62
                                                                            112
                                                                                                   begin
                                      next_state = read_mem;
63
                                                                            113
                                                                                                       we_cash = 1'b0;
64
                           2'b01: next state = write;
                                                                                                       we_mem = 1'b1;
                                                                            114
65
                           2'b00: next_state = idle;
                                                                                                       re_mem = 1'b0;
                                                                            115
66
                           endcase
                                                                                                       read miss = 1'b0;
                                                                            116
67
                          end
                                                                            117
                                                                                                       stall = 1'b1;
68
           write:begin
                                                                            118
                                                                                                   end
69
                   if (ready_mem)
                                                                            119
                                                                                                 end
                       next_state = idle;
                                                                            120
                                                                                          endcase
71
                       next state = write;
                                                                            121
73
74
           default: next_state = idle;
75
           endcase
```

```
123
      assign tag = (mem_block_no [add_in [$clog2(cash_mem_length)-1:$clog2(cash_mem_block_size)]]
124
                         == add in[$clog2(data mem_length)-1:$clog2(cash mem_length)]) ? 1'b1: 1'b0;
125
126
127
         integer i;
128
        always@(posedge clk)
129
       begin
130
            if (reset)
131
            begin
132
                 for (i=0;i<=(cash_mem_length/cash_mem_block_size)-1;i=i+1)
133
                   begin
                     valid[i] = 0;
134
135
                     mem_block_no[i] = 0;
136
                   end
137
138
             else if ((~h_m) & mem_read)
139
            begin
140
                 valid [add_in [$clog2(cash_mem_length)-1:$clog2(cash_mem_block_size)]] = 1'b1;
141
                 mem_block_no [add_in [$clog2(cash_mem_length)-1:$clog2(cash_mem_block_size)]]
142
                                    = add_in[$clog2(data_mem_length)-1:$clog2(cash_mem_length)];
143
144
        end
145
146
147
        endmodule
```

Memory_System

```
`include "data_mem.
         `include "cash_mem.v"
        `include "memory_control_unit.v"
3
4
        module memory_system (clk,mem_read,mem_write,reset,add_in,data_in,stall,data_out);
5
6
        input clk,mem_read,mem_write,reset;
        input [31:0] add_in,data_in;
8
9
        output stall;
        output [31:0] data_out;
     //memory_control_unit (clk,reset,add_in,mem_read,mem_write,ready_mem,stall,we_mem,re_mem,we_cash,read_miss);
13
14
        wire ready_mem, we_mem, re_mem, we_cash, read_miss;
15
        wire [127:0] data_interm_mem,data_interm_cash;
16
      memory control unit mcu(.clk(clk),
                                 .reset (reset) ,
18
                                 .add in (add in) ,
19
                                 .mem read (mem read) ,
20
                                 .mem write (mem write) ,
21
                                 .ready_mem(ready_mem),
                                  .stall(stall),
23
                                 .we mem (we mem) ,
24
                                  .re mem (re mem),
25
                                 .we cash (we cash) .
                                 .read miss(read miss));
        //data_mem (address, data_in, data_out, clk, we, re, ready);
                                                                   //length = 1024; width = 32;
29
      data_mem #(1024,32) data_mem1 (.address(add_in),
                                         .data_in(data_in),
                                         .data_out(data_interm_mem),
                                         .clk(clk),
                                         .mem_read(mem_read),
34
                                         .mem_write(mem_write),
                                         .we (we_mem) ,
36
                                         .re(re_mem)
37
                                         .ready(ready_mem));
        assign data_interm_cash = read_miss ? data_interm_mem : {96'd0,data_in};
        //cash_mem (address,data_in,data_out,clk,we,read_miss)
40
41
      cash_mem #(128,32) cash_mem1 (.address(add_in),
                                                              //length = 128; width = 32;
42
                                        .data_in(data_interm_cash),
                                        .data_out(data_out),
43
44
                                        .clk(clk),
45
                                        .we (we_cash) ,
46
                                        .read_miss(read_miss));
```

o Instruction memory: 32bit Byte addressable ROM

```
1
        module instruction_memory (address,data_out);
2
 3
       parameter length = 256;
 4
       parameter width = 32;
 5
 6
       input [31:0] address;
 7
       output [31:0]data_out;
 8
       reg [width-1:0] mem [length-1:0];
9
10
       assign data out = mem [address>>2];
11
12
       initial
13
      begin
            $readmemh("instruction mem for pipeline and cash.txt", mem);
15
16
       endmodule
```

- Control unit

```
module control_unit (instr,result_sel,mem_write,alu_sel,imm_sel,mem_read,reg_write,alu_control,jalr_sel,bne_beq_sel,jump,branch);
2
3
                         = 7'b0000011;
       localparam lw
                        = 7'b0100011;
       localparam sw
       localparam R_type = 7'b0110011;
5
       localparam I_type = 7'b0010011;
6
       localparam jal = 7'b1101111;
7
                        = 7'b1100011;
8
       localparam beq
9
       localparam jalr = 7'b1100111;
10
11
       input [31:0] instr;
12
13
       output mem_read,reg_write,alu_sel,mem_write,jalr_sel,branch,jump;
14
       output reg bne_beq_sel;
15
       output reg [2:0] alu_control;
16
       output [1:0] result_sel,imm_sel;
17
       wire [6:0] op_code = instr [6:0];
18
19
       wire [2:0] func3 = instr [14:12];
20
       wire func7_5 = instr [30];
21
       wire [1:0] alu_operation;
       reg [12:0] op;
23
       assign mem_read = op [12];
       assign reg_write = op [11];
24
25
       assign imm_sel = op [10:9];
       assign alu_sel = op [8];
26
27
       assign mem_write = op [7];
28
       assign result_sel = op [6:5];
29
       assign branch = op [4];
30
       assign jump = op [3];
31
       assign alu_operation = op [2:1];
32
       assign jalr_sel = op [0];
33
34
       always@(op_code) //main decoder
35
     begin
36
          case (op code)
37
                       mem_read reg_write imm_sel alu_sel
                                                              mem write result sel
                                                                                       branch
                                                                                                jump
                                                                                                      alu_operation
                                                                                                                       jalr sel
38
           lw: op =
                        { 1'b1, 1'b1,
                                            2'b00,
                                                     1'b1,
                                                               1'b0,
                                                                          2'b01,
                                                                                       1'b0,
                                                                                                1'b0,
                                                                                                          2'b00,
                                                                                                                       1'b01:
                                             2'b01,
39
           sw: op =
                        { 1'b0,
                                   1'b0,
                                                       1'b1,
                                                                 1'b1,
                                                                            2'b00,
                                                                                        1'b0,
                                                                                                1'b0,
                                                                                                           2'b00,
                                                                                                                       1'b0};
                                                                 1'b0,
                                                                                                1'b0,
                                                                                                           2'b01,
           beq: op =
                                  1'b0,
                                                       1'b0,
                                                                                        1'b1,
40
                        { 1'b0,
                                             2'b10,
                                                                            2'b00,
                                                                                                                       1'b0};
                                  1'b1,
                                                                                                           2'b00,
41
           jal: op =
                        { 1'b0,
                                             2'b11,
                                                       1'b0,
                                                                 1'b0,
                                                                            2'b10,
                                                                                        1'b0,
                                                                                                1'b1,
                                                                                                                       1'b0};
           I_type: op = { 1'b0,
42
                                  1'b1,
                                             2'b00,
                                                      1'b1,
                                                                 1'b0,
                                                                            2'b00,
                                                                                        1'b0,
                                                                                                1'b0,
                                                                                                           2'b10,
                                                                                                                       1'b0};
           R_type: op = { 1'b0, jalr: op = { 1'b0,
                                  1'b1,
                                             2'b00,
                                                                                        1'b0,
                                                      1'b0,
                                                                 1'b0,
                                                                           2'b00,
                                                                                               1'b0,
                                                                                                          2'b10,
43
                                                                                                                       1'b0};
                                  1'b1,
                                             2'b00,
                                                      1'b1,
                                                                 1'b0.
                                                                            2'b10,
                                                                                        1'b0,
                                                                                                1'b1,
                                                                                                          2'b00,
44
                                                                                                                       1'b1};
45
           default : op = 0;
           endcase
```

```
48
       always@(*) //alu decoder
49
     begin
50
           if (func3 == 3'b001)
51
               bne beq sel = 1'b0;
52
           else
53
               bne beq sel = 1'b1;
54
           //alu_control = alu_control;
55
           if (alu_operation == 2'b0)
               alu_control = 3'b000;
                                       //add //lw,sw
56
57
           else if (alu_operation == 2'b01)
58
               alu_control = 3'b001; //sub //beq
59
           else
                    //alu_operation = 2'b10
                                               //R_type
60
           begin
61
               case (func3)
62
               3'b000:
63
                   begin
64
                       if ({op code[5],func7 5} == 2'b11)
                           alu_control = 3'b001;
65
                                                    ///sub
66
                       else
                           alu_control = 3'b000;
67
                                                     ///add
68
                   end
69
               3'b010: alu_control = 3'b101;
                                                   //set less than ///slt
70
               3'b110: alu control = 3'b011;
                                                   ///or
71
               3'b111: alu_control = 3'b010;
                                                   ///and
72
               default : alu control = 3'b000;
73
               endcase
74
75
       end
76
       endmodule
```

Datapath components:

· Regester file:

```
module req file (a1,a2,a3,wd3,rd1,rd2,clk,we3);
 2
 3
        input clk,we3;
 4
        input [4:0] a1,a2,a3;
 5
        input [31:0] wd3;
 6
        output [31:0] rd1,rd2;
 7
 8
        reg [31:0] mem [31:0];
 9
10
        assign rd2 = (a2 == 5'd0) ? 32'd0 : mem [a2];
11
        assign rd1 = (a1 == 5'd0) ? 32'd0 : mem [a1];
12
13
        always@(negedge clk)
14
      - begin
15
            if (we3)
16
                mem [a3] \le wd3;
17
            else
18
                mem [a3] <= mem [a3];
19
       -end
        endmodule
20
```

2*1 MUX & 3*1 MUX:

```
module mux2 (mux out,in0,in1,sel);
    output reg [31:0] mux out;
    input [31:0] in0,in1;
    input sel;
    assign mux out = sel ? in1 : in0;
endmodule
module mux3 (mux out,in0,in1,in2,sel);
    output reg [31:0] mux out;
    input [31:0] in0,in1,in2;
    input [1:0] sel;
    always@(*)
        case (sel)
        2'b00: mux out = in0;
        2'b01: mux out = in1;
        2'b10: mux out = in2;
        2'b11: mux out = 32'd0;
        endcase
endmodule
```

• ALU:

```
module ALU (zero,ALUout,a,b,ALUControl);
    output reg zero;
    output reg signed [31:0] ALUout;
    input [2:0] ALUControl;
    input [31:0] a,b;
    always @(*)
         case (ALUControl)
         3'b010 : ALUout = a & b; //bitwise and
         3'b011 : ALUout = a | b;  //bitwise or
3'b000 : ALUout = a + b;  //addition
3'b001 : ALUout = a - b;  //subtraction
         3'b101 : ALUout = (a<b)? 1:0; //compare
         //5: ALUout = \sim (a | b);
         default : ALUout = 0;
         endcase
         if (ALUout == 0)
             zero = 1;
            zero = 0;
endmodule
```

• Adder:

```
module full_adder_behave (f_sum,a,b);

output reg [31:0] f_sum;
input [31:0] a,b;

always @ (*)
    f_sum = a + b;
endmodule
```

Sign extend:

`include "MUX.v"

wire [31:0] pcF;

41 42 43

`include "adder.v"

```
module sign extend (in,out,sel);
                       input [31:7] in;
                       input [1:0] sel;
                       output reg [31:0] out;
                       always@(*)
                            if (sel == 2'b00) // I_type
                                  out = \{\{20\{in[31]\}\}, in[31:20]\};
                            else if (sel == 2'b01) // S_type
                                  out = \{\{20\{in[31]\}\}, in[31:25], in[11:7]\};
                                                                // B type
                            else if (sel == 2'b10)
                                  out = \{\{20\{in[31]\}\}, in[7], in[30:25], in[11:8], 1'b0\};
                                        // sel = 2'b11 // J type
                                  out = \{\{12\{in[31]\}\}, in[19:12], in[20], in[30:21], 1'b0\};
                       endmodule
                            PC flip flop:
                                              module d_flip_flop #(parameter n = 32)(in,out,clk,reset,en);
                                              input [n-1:0] in;
                                              input clk,reset,en;
                                              output reg [n-1:0] out;
                                              always@(posedge clk)
                                                  if (!en)
                                                  begin
                                                      if (reset)
                                                          out <= 32'd0;
                                                          out <= in;
                                                      out <= out:
                                              endmodule
              Datapath:
                                                             46
                                                                      wire reg_writeM;
                                                              47
                                                                      wire [1:0] result selM;
                                                             48
                                                                      wire [31:0] pc_plus4M,alu_resultM;
                                                             49
                                                                      wire [4:0] rdM;
 include "reg_file.v"
 include "sign_extend.v"
include "ALU.v"
                                                             50
                                                             51
                                                                      wire reg_writeW;
 include "d_flip_flop_32.v"
                                                             52
                                                                      wire [1:0] result_selW;
 include "hazerd unit.v"
                                                                      wire [31:0] pc plus4W,alu resultW,read dataW;
module datapath (instr,instrD,read_data,clk,reset
                                                             54
                                                                      wire [4:0] rdW;
               ,mem_read,reg_write,alu_selalu_control
,result_sel,imm_sel,pc_out,alu_result_out
                                                             55
                write_dataM, jalr_sel, bne_beq_sel, jump
                                                                      wire [1:0] forwardAE, forwardBE;
                ,branch,mem_write,mem_writeM,mem_readM,stall);
                                                                      wire stallF, stallD, stallE, stallM, stallW, flushD, flushE;
input [31:0] instr;
                                                             59
                                                                      wire [31:0] sourceB.sourceA:
input [31:0] read data;
                                                             60
                                                                      wire zero,zero_flag;
input clk,reset,stall,mem_read,reg_write;
                                                             61
input alu_sel,jalr_sel,bne_beq_sel,jump,branch,mem_write;
                                                                      //mux2 (mux_out,in0,in1,sel)
input [2:0] alu_control;
                                                              63
                                                                      wire pc sel real;
input [1:0] result_sel,imm_sel;
                                                             64
                                                                     wire [31:0] pc_next,pc_target,pc_plus4;
output mem_writeM,mem_readM;
                                                             65
                                                                      wire [31:0] pc_or_reg; //for jalr selection
output [31:0] pc_out;
                                                             66
                                                                    mux2 pc_mux(.mux_out (pc_next),
output [31:0] alu_result_out;
                                                                                  .in0 (pc_plus4),
                                                             67
output [31:0] write_dataM;
                                                             68
                                                                                   .in1 (pc or reg),
output [31:0] instrD;
                                                             69
                                                                                   .sel (pc sel real));
                                                             70
wire reset_F,reset_D,reset_E,reset_M,reset_W;
                                                                      //full adder behave (f sum,a,b)
wire pc_sel,en_F,en_D,en_E,en_M,en_W;
                                                             72
                                                                    full_adder_behave add_plus_4(.f_sum (pc_plus4),
                                                                                                      .a (32'd4),
                                                             74
                                                                                                      .b (pcF));
wire [31:0] pcD,pc_plus4D,rd1,rd2,immexD;
wire [4:0] rs1D,rs2D,rdD;
                                                             76
                                                                      //reg_file (a1,a2,a3,wd3,rd1,rd2,clk,we3)
assign rs1D = instrD [19:15];
assign rs2D = instrD [24:20];
                                                                      wire [31:0] result;
                                                                    preg_file reg_file1(.a1 (instrD[19:15]),
assign rdD = instrD [11:7];
                                                             79
                                                                                           .a2 (instrD[24:20]),
wire mem_readE,reg_writeE,alu_selE,jalr_selE,bne_beq_selE;
                                                             80
                                                                                           .a3 (rdW),
wire mem_writeE,jumpE,branchE;
                                                                                           .wd3 (result),
wire [2:0] alu_controlE;
                                                                                           .rd1 (rd1),
                                                             82
wire [1:0] result_selE;
                                                                                           .rd2 (rd2),
wire [31:0] pcE,pc_plus4E,rd1E,rd2E,immexE;
wire [4:0] rs1E,rs2E,rdE;
                                                             83
                                                             84
                                                                                           .clk (clk),
wire [31:0] write_dataE;
                                                             85
                                                                                           .we3 (reg_writeW));
                                                             87
                                                                      //sign extend (in.out.sel)
                                                             88
                                                                    sign_extend extend(.in (instrD[31:7]),
```

89

90

.out (immexD),

.sel (imm_sel));

```
//mux3 (mux out,in0,in1,in2,sel)
                                                                                       wire en_F_real = en_F ? stallF : 1'b0;
         mux3 source_forwardingA(.mux_out (sourceA),
                                                                                     //d_flip_flop #(parameter n = 32)(in,out,clk,reset,en);
d_flip_flop #(32) featch(.in(pc_next),
                                    .in0 (rd1E),
   95
                                    .in1 (result)
   96
                                     .in2 (alu resultM),
                                                                                                              .clk(clk).
   97
                                     .sel (forwardAE));
                                                                              146
                                                                                                              .en(en_F_real));
  99
           //mux3 (mux out,in0,in1,in2,sel)
                                                                               148
                                                                                      wire reset_D_real = reset_D ? 1'b1 : flushD;
wire en_D_real = en_D ? stallD : 1'b0;
         mux3 source_forwardingB(.mux_out (write_dataE),
                                    .in0 (rd2E),
                                                                                       //d_flip_flop #(parameter n = 32)(in,out,clk,reset,en);
                                    .in1 (result),
                                                                                      wire [95:0] decode in = {instr,pcF,pc_plus4};
wire [95:0] decode_out;
                                    .in2 (alu_resultM),
                                                                                     assign {instrD,pcD,pc_plus4D} = decode_out;

d_flip_flop #(96) decode(.in(decode_in),
  104
                                    .sel (forwardBE));
           //full_adder_behave (f_sum,a,b)
                                                                                                              .out (decode_out) ,
                                                                                                              .clk(clk),
         full_adder_behave add_imm(.f_sum (pc_target),
                                                                                                               .reset(reset_D_real),
                                      .a (immexE),
                                                                                                              .en(en_D_real));
                                      .b (pcE));
                                                                                      //d flip flop #(parameter n = 32)(in,out,clk,reset,en);
           //mux2 (mux out, in0, in1, sel)
                                                                                     wire en E_real = reset_E ? 1'b1 : flushE;
wire en E_real = en E ? stallE : 1'b0;
wire [187:0] excute_in = {mem_read,reg_write,alu_sel,jalr_sel}
         mux2 reg_out_mux(.mux_out (sourceB),
                            .in0 (write_dataE),
                                                                                                                 ,bne_beq_sel,alu_control,result_sel
,mem_write,rd1,rd2,pcD,rs1D,rs2D,rdD
                             .in1 (immexE),
                             .sel (alu selE));
                                                                                                                 ,immexD,pc_plus4D,jump,branch);
  116
                                                                                      wire [187:0] excute out;
           wire [31:0] alu_res;
                                                                                    assign {mem_readE,reg_writeE,alu_selE,jalr_selE,bne_beq_selE
           //ALU (zero, ALUout, a, b, ALUControl)
                                                                                            ,alu_controlE,result_selE,mem_writeE,rd1E,rd2E,pcE
,rs1E,rs2E,rdE,immexE,pc_plus4E,jumpE,branchE} = excute_out;
         ALU alu1(.zero (zero),
                    .ALUout (alu res),
                                                                                     d_flip_flop #(188) excute(.in(excute_in)
                    .a (sourceA),
                                                                                                               .out (excute out) ,
                                                                                                               .clk(clk),
                    .b (sourceB),
                                                                                                               .reset(reset E real).
                    .ALUControl (alu_controlE));
                                                                                                               .en(en_E_real));
          assign zero_flag = bne_beq_selE ? zero : ~zero;
           assign pc_sel_real = pc_sel ? (jumpE | (zero_flag & branchE)) : 1'b0;
                                                                 177
                                                                            //d_flip_flop #(parameter n = 32)(in,out,clk,reset,en);
           //mux2 (mux_out,in0,in1,sel)
                                                                 178
                                                                            wire en_M_real = en_M ? stallM : 1'b0;
        mux2 jalr_mux(.mux_out (pc_or_reg),
                                                                 179
                                                                          wire [105:0] mem in = {mem readE, reg writeE, result selE, mem writeE
                          .in0 (pc target),
                          .in1 (alu_res),
                                                                 180
                                                                                                           ,alu_res,write_dataE,rdE,pc_plus4E};
                          .sel (jalr selE));
                                                                 181
                                                                            wire [105:0] mem out;
                                                                           assign {mem_readM,reg_writeM,result_selM,mem_writeM,alu_resultM
           //mux3 (mux_out,in0,in1,in2,sel)
                                                                 183
                                                                                       ,write_dataM,rdM,pc_plus4M} = mem_out;
         mux3 result_mux(.mux_out (result),
                           .in0 (alu_resultW),
                                                                 184
                                                                          d_flip_flop #(106) memory(.in(mem_in),
                            .in1 (read_dataW),
                                                                 185
                                                                                                             .out (mem out) ,
                            .in2 (pc_plus4W),
                                                                 186
                                                                                                             .clk(clk),
                            .sel (result_selW));
                                                                 187
                                                                                                             .reset (reset M) ,
                                                                                                             .en(en_M_real));
                                                                 189
                                                                            //d_flip_flop #(parameter n = 32)(in,out,clk,reset,en);
                                                                 190
                                                                 191
                                                                            wire en_W_real = en_W ? stallW : 1'b0;
                                                                 192
                                                                          wire [103:0] write_back_in = {reg_writeM,result_selM,alu_resultM
                                                                 193
                                                                                                                     ,read data,rdM,pc plus4M);
                                                                 194
                                                                            wire [103:0] write_back_out;
                                                                 195
                                                                          assign {reg_writeW,result_selW,alu_resultW,read_dataW,rdW
                                                                 196
                                                                                      ,pc plus4W} = write back out;
                                                                 197
                                                                          d_flip_flop #(104) write_back(.in(write_back_in),
                                                                 198
                                                                                                                  .out (write back out) ,
203
       //hazerd_unit (rs1D,rs2D,rdE,rs1E,rs2E,pc_sel,result_selE,rdM,reg_writeM
                                                                                                                   .clk(clk),
204
                            ,rdW,reg_writeW,forwardAE,forwardBE,stallF,stallD,stallE
                                                                                                                   .reset(reset_W),
        L//
                            , stallM, stallW, flushD, flushE, stall);
                                                                                                                   .en(en_W_real));
       hazerd_unit u0(.rs1D(rs1D),
206
207
                          .rs2D(rs2D)
208
                           .rdE(rdE),
209
                           .rs1E(rs1E)
210
                           .rs2E(rs2E),
                           .pc sel(pc sel real),
212
                           .result_selE(result_selE[0]),
                           .rdM(rdM),
214
                           .reg_writeM(reg_writeM),
                           .rdW (rdW),
216
                           .reg_writeW(reg_writeW),
                           .forwardAE(forwardAE).
                           .forwardBE(forwardBE),
218
219
                           .stallF(stallF),
                           .stallD(stallD),
                           .stallE(stallE),
                           .stallM(stallM),
                           .stallW(stallW),
                           .flushD(flushD),
225
                           .flushE(flushE),
                           .stall(stall));
227
          //output assignment
229
          assign pc out = pcF;
230
          assign alu_result_out = alu_resultM;
          assign {en_F,en_D,en_E,en_M,en_W} = reset ? 5'b0_0_0_0 0 : 5'b1_1_1_1_1;
232
          assign {reset_F,reset_D,reset_E,reset_M,reset_W} = reset ? 5'b1_1_1_1_1 : 5'b0_0_0_0_0;
233
          assign pc sel = reset ? 1'b0 : 1'b1;
234
         endmodule
```

Hazard_unit:

```
module hazerd unit (rs1D,rs2D,rdE,rs1E,rs2E,pc sel,result selE,rdM,reg writeM,rdW
 2
                             ,reg writeW,forwardAE,forwardBE,stallF,stallD,stallE,stallM
 3
                             ,stallW,flushD,flushE,stall);
 4
 5
        input pc sel,result selE,reg writeM,reg writeW,stall;
 6
        input [4:0] rdE,rdM,rdW,rs1D,rs2D,rs1E,rs2E;
 7
 8
        output reg stallF,stallD,stallE,stallM,stallW,flushD,flushE;
 9
        output reg [1:0] forwardAE,forwardBE;
10
11
        always@(*)
12
     begin
13
            //----forward for data Hazerd----
14
            if (((rs1E == rdM) & reg writeM) & (rs1E != 0))
15
                forwardAE = 2'b10;
            else if (((rs1E == rdW) & reg_writeW) & (rs1E != 0))
16
17
                forwardAE = 2'b01;
18
            else
19
                forwardAE = 2'b00;
20
21
            if (((rs2E == rdM) & reg_writeM) & (rs2E != 0))
22
                forwardBE = 2'b10;
23
            else if (((rs2E == rdW) & reg_writeW) & (rs2E != 0))
                forwardBE = 2'b01:
24
25
            else
26
                forwardBE = 2'b00;
27
28
       -end
             30 wire lwStall;
                    assign lwStall = result selE/*[0]*/ & ((rs1D == rdE) | (rs2D == rdE));
             31
             32
                    always@(lwStall or pc_sel or stall)
                  begin
              34
                        if (stall)
                                      //memory system stall
              35
                            begin
                               stallF = 1'b1;
              36
             37
                               stallD = 1'b1;
             38
                               stallE = 1'b1:
             39
                                stallM = 1'b1;
                               stallW = 1'b1;
              40
                            end
              41
              42
                        else
              43
                            begin
                                  -----stall for load Hazerd-----stall for
             44
              45
                            if (lwStall == 1'b1)
              46
                               begin
              47
                                   stallF = lwStall;
              48
                                   stallD = lwStall;
             49
                                   stallE = 1'b0;
             50
                                   stallM = 1'b0;
                                   stallW = 1'b0;
              51
             52
                               end
             53
                            else
              54
                               begin
             55
                                   stallF = 1'b0;
             56
                                   stallD = 1'b0;
              57
                                   stallE = 1'b0;
                                   stallM = 1'b0;
             58
             59
                                   stallW = 1'b0;
              60
             61
                            end
             62
              63
                        flushE = 1'b0;
                        flushD = 1'b0;
             64
              65
              66
                        //----flush for controls Hazerd-----
             67
                        if ((lwStall | pc_sel) == 1'b1)
              68
                        begin
                            flushD = pc_sel;
              69
                            flushE = lwStall | pc_sel;
              71
             72
             73
             74
                  endmodule
```

Top_module:

```
`include "datapath.v"
      `include "memory_system.v"
`include "control_unit.v"
 3
 4
       module top module (clk,pc out,instr,reset ms,reset);
 5
 6
       input clk,reset_ms,reset;
 7
       input [31:0] instr;
 8
       output [31:0] pc_out;
9
       wire [31:0] write_data,read_data,alu_result;
       wire write_en,read_en,stall;
12
       //memory system (clk,mem read,mem write,reset,add in,data in,stall,data out);
14
     memory_system ms(.clk(clk),
                       .mem_read(read_en),
16
                       .mem write (write en),
                       .reset (reset ms),
                       .add_in(alu_result)
19
                       .data in (write data),
                       .stall(stall).
                       .data out(read data));
     24
      wire alu sel, mem read, reg write, jalr sel, bne beq sel, jump, branch, mem write;
26
       wire [1:0] result_sel,imm_sel;
       wire [2:0] alu control;
       wire [31:0] instrD;
29
     control unit c1(.instr(instrD),
                      .result_sel(result_sel),
31
                      .mem write (mem write),
                      .alu_sel(alu sel),
                      .imm sel(imm sel)
34
                      .mem read (mem read)
                      .reg_write(reg_write),
                      .alu control (alu control),
                      .jalr sel(jalr sel),
                      .bne_beq_sel(bne_beq_sel),
                      .jump (jump),
                      .branch (branch));
40
42
     //datapath (instr,instrD,read_data,clk,reset,mem_read,reg_write,alu_sel,alu_control
      [//
43
                    result sel,imm sel,pc out,alu result out,write dataM,jalr sel,bne beq sel,
44
                     ,jump,branch,mem write,mem writeM,mem readM,stall);
45
     datapath d1(.instr(instr),
46
                    .instrD(instrD),
47
                    .read data (read data),
48
                     .clk(clk),
49
                     .reset (reset),
50
                     .mem_read(mem_read),
                     .reg_write(reg_write),
51
52
                     .alu sel(alu sel),
53
                     .alu control (alu control) ,
54
                     .result sel (result sel),
55
                     .imm sel(imm sel),
56
                     .pc out (pc out) ,
57
                     .alu result out (alu result),
                     .write dataM(write data),
59
                     .jalr sel(jalr sel),
60
                     .bne_beq_sel(bne_beq_sel),
61
                     .jump(jump),
62
                     .branch (branch),
63
                     .mem write (mem write),
64
                     .mem writeM(write en),
65
                     .mem_readM(read_en),
66
                     .stall(stall)); //remove read en in case of normal ram or mem
       endmodule
```

```
Test bench:
                                                                initial
                                                               Degin
      `include "instruction memory.v"
       `include "top_module.v"
2
                                                                    $dumpfile ("top tb.vcd");
3
       module top tb ();
                                                                    $dumpvars (0,top_tb);
                                                                    reset ms = 1'b1;
4
                                                                    reset = 1'b1;
5
       localparam t = 25;
                                                                    #±
                                                           34
                                                                    reset ms = 1'b0;
                                                                                    //to free the memory system reset
7
       reg clk,reset ms,reset;
                                                                    reset = 1'b0;
                                                                                    //to free RISC resets and enables and pc sel
8
       wire [31:0] instr,pc out;
                                                                    #(t*165) ///wait for the program to finish
9
                                                                    $dumpoff;
     top module t1(.clk(clk),
                                                                   add h add d val h
                     .reset ms (reset ms),
                                                           40
                                                                    0xe0
                                                                         224 >> 19
                                                                    0x60
                                                                         96 >> 7
                                                           41
                     .reset (reset),
                                                                         80 >> c
                                                           42
                                                                    0x50
13
                     .pc out (pc out) ,
                                                                    0x2d
                                                                         45 >> c
                                                           43
14
                     .instr(instr));
                                                           44
                                                                    0x28
                                                                         40 >> a
15
                                                           45
                                                                    0x20
                                                                         32 >> a
                                                           46
                                                                    0x1f
                                                                         31
                                                                            >> C
16
       //instruction_memory (address,data_out,clk);
                                                           47
                                                                         30 >> c
                                                                    0x1e
17
     instruction memory instruct(.address (pc out),
                                                           48
                                                                    0x1b
                                                                            >> 7
                                      .data out (instr));
                                                           49
                                                                    0x1a
                                                                         26 >> 7
19
                                                                    0x18
                                                                         24 >> e
                                                                    0x14
                                                                         20 >> e4
20
       initial
                                                                    0x10
                                                                         16 >> e
     begin
21
                                                                    0xf
                                                                         15 !>> a0
           clk = 0:
                                                           54
                                                                    0xc
                                                                         12 >> e
                                                                             >> a
                                                                    0x8
23
           forever \#(t/2) clk = \simclk;
                                                                    0x6
                                                                         6
                                                                             >> c
2.4
                                                                    0x5
                                                                         5
                                                                             >> a
         60
                                                                    0x2
             if (t1.ms.data_meml.mem[8] == 32'ha)
  61
                                                           59
                                                                    */
               $display ("success in add 0x8");
  62
                                                            111
   63
             else
                                                                    ///////////pipline processor check///////////
                   $display ("failure in add 0x8");
                                                                       if (tl.ms.data_meml.mem[96] == 32'h7)
   64
         $display ("success in add 0x60");
            if (tl.ms.data meml.mem[80] == 32'hc)
                                                            114
  66
                $display ("success in add 0x50");
                                                                              $display ("failure in 0x60");
   67
                                                                    if (tl.ms.data_meml.mem[224] == 32'h19)
   69
                $display ("failure in add 0x50");
         118
                                                                          $display ("success in add 0xe0");
             if (tl.ms.data meml.mem[16] == 32'he)
               $display ("success in add 0x10");
                                                                          $display ("failure in add 0xe0");
                $display ("failure in add 0x10");
                                                                       if (tl.ms.data_meml.mem[2] == 32'h7)
         $display ("success in add 0x2");
            if (tl.ms.data meml.mem[24] == 32'he)
                                                            124
                                                                          $display ("failure in add 0x2");
                $display ("success in add 0x18");
                                                                    if (t1.ms.data meml.mem[15] != 32'hc0)
   79
               $display ("failure in add 0x18");
                                                                          $display ("success jalr jumping");
         81
             if (tl.ms.data_meml.mem[32] == 32'ha)
                                                                          $display ("failure jalr jumping");
                $display ("success in add 0x20");
                                                                    if (tl.ms.data_meml.mem[20] == 32'he4)
                $display ("failure in add 0x20");
   84
                                                                          $display ("success in add 0x14");
         if (t1.ms.data_mem1.mem[6] == 32'd12)
                                                                          $display ("failure in add 0x14");
                $display ("success in add 0x6");
             else
                                                                       if (t1.ms.data_mem1.mem[30] == 32'hc)
                   $display ("failure in 0x6");
                                                                          $display ("success in add 0xle");
         if (tl.ms.data meml.mem[5] == 32'd1
                                                             140
                                                                          $display ("failure in add 0xle");
                $display ("success in add 0x5");
                                                             141
                                                                    142
                                                                       if (tl.ms.data_meml.mem[31] == 32'hc)
                $display ("failure in add 0x5");
                                                                          $display ("success in add 0x1f");
                                                             143
         144
             if (t1.ms.data meml.mem[12] == 32'd14)
                                                             145
                                                                          $display ("failure in add 0x1f");
                $display ("success in add 0xc");
                                                            146
                                                                    else
                                                             147
                                                                       if (tl.ms.data_meml.mem[26] == 32'h7)
                $display ("failure in add 0xc");
                                                                          $display ("success in add 0xla");
         149
             if (t1.ms.data_meml.mem[40] == 32'd10)
                                                                          $display ("failure in add 0xla");
                $display ("success in add 0x28");
                                                                       if (t1.ms.data meml.mem[27] == 32'h7)
               $display ("failure in add 0x28");
                                                            153
                                                                          $display ("success in add 0x1b");
  105
         if (tl.ms.data meml.mem[45] == 32'hc)
                                                                          $display ("failure in add 0xlb");
                $display ("success in add 0x2d");
                                                                    157
                                                                       $stop;
            $display ("failure in add 0x2d");
 109
```

160

endmodule

The program loaded in the instruction memory:

```
1
      addi x5, x0, 10 \# x5 = 10
                                                        (0x0)
                                                                 0x00A00293
2
      addi x6, x0, 12 \# x6 = 12
                                                        (0x4)
                                                                 0x00C00313
3
      addi x7, x0, 14 \# x7 = 14
                                                        (0x8)
                                                                 0x00E00393
4
      sw x5, 5(x0)
                                                                 0x005022A3
                     #write miss around
                                                        (0xc)
5
     1w \times 8, 5(x0)
                     #read miss
                                                        (0x10)
                                                                 0x00502403
6
     sw x6, 6(x0)
                     #write hit throgh
                                                        (0x14)
                                                                 0x00602323
7
     1w \times 9, 6(x0)
                     #read hit
                                                        (0x18)
                                                                 0x00602483
8
     sw x7, 12(x0) #write miss around
                                                        (0x1c)
                                                                 0x00702623
9
     lw x10, 12(x0) #read miss
                                                                 0x00C02503
                                                        (0x20)
10
     lw x12, 12(x0) #read hit
                                                                 0x00C02603
                                                        (0x24)
11
     add x3, x12, x5 #
                                                        (0x28)
                                                                 0x005601B3
12
     add x2, x12, x6 #
                                                                 0x00660133
                                                        (0x2c)
13
     sw x5, 40(x0) #write miss around
                                                        (0x30)
                                                                 0x00502F23
14
     lw x13, 40(x0) #read miss
                                                        (0x34)
                                                                 0x01E02683
15
                     #write miss around
     sw x6, 45(x0)
                                                        (0x38)
                                                                 0x026021A3
16
     addi x5, x0, 10 \# x5 = 10
                                                                 0x00A00293
                                                        (0x3c)
17
     addi x6, x0, 12 \# x6 = 12
                                                        (0x40)
                                                                 0x00C00313
18
      addi x7, x0, 14 # x7 = 14
                                                        (0 \times 44)
                                                                 0x00E00393
19
     sw x8, 8(x0)
                                                        (0x48)
                                                                 0x00802423
20
     sw x9, 80(x0)
                                                        (0x4c)
                                                                 0x04902823
21
     sw x10, 16(x0) #
                                                        (0x50)
                                                                 0x00A02823
22
     sw x12, 24(x0) #
                                                                 0x00C02C23
                                                        (0x54)
23
     sw x13, 32(x0) #
                                                        (0x58)
                                                                 0x02D02023
24
     main: addi x2, x0, 5 \# x2 = 5
                                                        (0x5c)
                                                                 0x00500113
25
     addi x3, x0, 12 \# x3 = 12
                                                        (0x60)
                                                                 0x00C00193
26
      addi x7, x3, -9 \# x7 = (12 - 9) = 3
                                                       (0x64)
                                                                 0xFF718393
27
      or x4, x7, x2 \# x4 = (3 OR 5) = 7
                                                       (0x68)
                                                                 0x0023E233
28
      and x5, x3, x4 \# x5 = (12 \text{ AND } 7) = 4
                                                        (0x6c)
                                                                 0x0041F2B3
29
      add x5, x5, x4 \# x5 = 4 + 7 = 11
                                                       (0x70)
                                                                 0x004282B3
30
     beg x5, x7, end # shouldn't be taken
                                                                 0x02728863
                                                        (0x74)
31
      slt x4, x3, x4 \# x4 = (12 < 7) = 0
                                                        (0x78)
                                                                 0x0041A233
32
     beg x4, x0, around # should be taken
                                                       (0x7c)
                                                                 0x00020463
33
      addi x5, x0, 0 # shouldn't execute
                                                                 0x00000293
                                                        (0x80)
34
      around: slt x4, x7, x2 \# x4 = (3 < 5) = 1
                                                        (0x84)
                                                                 0x0023A233
35
      add x7, x4, x5 \# x7 = (1 + 11) = 12
                                                                 0x005203B3
                                                        (0x88)
36
      add x30, x7, x0 \# x30 = 12 = ! 3 \# test forwarding (0x8c)
                                                                 0x00038F33
37
      add x31, x0, x7 \# x31 = 12 = ! 3 \# test forwarding (0x90)
                                                                 0x00700FB3
38
      sw x30, 30(x0) \# [30] = 12 =! 3 \#test forwarding (0x94)
                                                                 0x01E02F23
39
      sw x31, 31(x0) # [31] = 12 =! 3 #test forwarding (0x98)
                                                                 0x01F02FA3
40
     sub x7, x7, x2 \# x7 = (12 - 5) = 7
                                                        (0x9c)
                                                                 0x402383B3
41
     sw x7, 84(x3) # [96] = 7
                                                        (0xa0)
                                                                 0x0471AA23
42
     1w \times 2, 96(x0) \# x2 = [96] = 7
                                                        (0xa4)
                                                                 0x06002103
43
      add x26, x2, x0 \# x26 = 7 = ! 5 \# test stall
                                                                 0x00010D33
                                                     (0xa8)
```

44	add $x27$, $x0$, $x2 \# x27 = 7 = ! 5 \# test stall$	(0xac)	0x00200DB3
45	sw x26, 26(x0) $\#$ [26] = 7 =! 5 $\#$ test stall	(0xb0)	0x01A02D23
46	sw x27, 27(x0) $\#$ [27] = 7 =! 5 $\#$ test stall	(0xb4)	0x01B02DA3
47	add $x9$, $x2$, $x5 \# x9 = (7 + 11) = 18$	(0xb8)	0x005104B3
48	jal x3, end $\#$ jump to end, x3 = 0xc0	(0xbc)	0x008001EF
49	addi x2, x0, 1 # shouldn't execute	(0xc0)	0x00100113
50	end: add $x2$, $x2$, $x9 \# x2 = (7 + 18) = 25$	(0xc4)	0x00910133
51	sw x2, 0x20(x3) # [224] = 25	(0xc8)	0x0221A023
52	<pre>bne x7,x5,test_bne # should be taken</pre>	(0xcc)	0x00539463
53	done: beq x2, x2, done # infinite loop	(0xd0)	0x00210063
54	test_bne: sw x7, $2(x0) # [2] = 7$	(0xd4)	0x00702123
55	addi $x11$, $x0$, $8 # x11 = 8$	(0xd8)	0x00800593
56	sw x11, 15(x0) # [15] = 8	(0xdc)	0x00B027A3
57	<pre>my_place: jalr x7, x11, my_place #</pre>	(0xe0)	0x060583E7
58	sw x3, 15(x0) # [15] != 0xc0	(0xe4)	0x003027A3
59	test_jlr: sw x7, $20(x0)$ # [20] = 0xe8	(0xe8)	0x00702A23
60	bne x7,x5,done # should be taken	(0xec)	0xFE5394E3

The machine code loaded in the instruction memory:

00A00293

00C00313

00E00393

005022A3

00502403

00602323

00602483

00702623

00C02503

00C02603

005601B3

00660133

02502423

02802683

026026A3

00A00293

00C00313

00E00393

00802423

04902823

00A02823

00C02C23

02D02023

00500113

00C00193

FF718393

0023E233

0041F2B3

004282B3

04728863

0041A233

00020463

00000293

0023A233

005203B3

00038F33

00700FB3

01E02F23

01F02FA3

402383B3

0471AA23

06002103

00010D33

00200DB3

01A02D23

01B02DA3

005104B3

008001EF

00100113

00910133

0221A023

00539463

00210063

00702123

00800593

00B027A3

0E0583E7

003027A3

00702A23

FE5392E3

The result from test bench:	mem_add_h	mem_add_d	val_h
	0xe0	224 >>	0x19
	0x60	96 >>	0x7
	0x50	80 >>	0xc
	0x2d	45 >>	0xc
VSIM 2> run -all	0x28	40 >>	0xa
# success in add 0x8	0x20	32 >>	0xa
# success in add 0x50	0x1f	31 >>	0xc
# success in add 0x10			
# success in add 0x18	0x1e	30 >>	0xc
# success in add 0x20 # success in add 0x6	0x1b	27 >>	0x7
# success in add 0x5	0x1a	26 >>	0x7
# success in add 0xc	0x18	24 >>	0xe
# success in add 0x28	0x14	20 >>	0xe4
# success in add 0x2d	0x10	16 >>	0xe
<pre># success in add 0x60 # success in add 0xe0</pre>	0xf	15 !>>	0xa0
# success in add 0x2	0xc	12 >>	0xe
# success jalr jumping	0x8	8 >>	0xa
# success in add 0x14			
# success in add 0xle	0x6	6 >>	0xc
# success in add 0x1f	0x5	5 >>	0xa
# success in add 0xla	0x2	2 >>	0x7
# success in add 0x1b			
# ** Note: \$stop : F:/ITI/RISC-V/pipline/ser	r/top tb.v(157)		

0000000c

0000001f

Comments:

RISC-V TEST Comments:

- It stored in the address 0x60 (0d96) 0x7 which is the value of 0x7 register of the register file -at run time- which verify the following instructions (as 0x7 can't have 0x7 value unless the success of the instructions):

Sw, add, sub, beq, slt, addi, or, and.

- It stored in the address 0xe0 (0d224) 0x19 (0d25) which is the value of 0x2 register in the register file which verify the following instructions (as 0x2 can't have 0x19 (0d25) value unless the success of the instructions):

lw, jal.

- It stored in the address 0x2 (0d2) 0x7 (0d7) which is the value of 0x7 register in the register file which verify the following instructions (as this instruction won't be executed if it wasn't for bne (bng jumped is infinite loop)):

bne.

It didn't store in the address 0x3 (0d3) 0xc0 (0d192) which is the value of 0x3 register in the register file which verify the jumping part of the following instructions (as this instruction jumps the sw instruction successfully):

jalr.

It didn't store in the address 0x14 (0d20) 0xe4 (0d228) which is the value of 0x7 register in the register file which verify the storing of the return (pc+4) part of the following instructions (as this instruction stores the next instruction address (pc+4) in the 0x7 (destination register) successfully):

jalr.

- It stored in the address 0x1e (0d30) 0xc (0d12) which is the value of 0x30 register in the register file which verify the successful forwarding from the memory stage of an instruction to the execution of dependent instruction.
- It stored in the address 0x1f (0d31) 0xc (0d12) which is the value of 0x31 register in the register file which verify the successful forwarding from the write back stage of an instruction to the execution of dependent instruction.
- It stored in the address 0x1a (0d26) 0x7 (0d7) which is the value of 0x26 register in the register file which verify the successful stalling from lw instruction to a dependent instruction till the write back stage of lw and forwarding to the execution stage to the dependent instruction.
- It stored in the address 0x1b (0d27) 0x7 (0d7) which is the value of 0x27 register in the register file which verify the successful stalling from Iw instruction to a dependent instruction till the write back stage of Iw and read it directly from the register file in the decode stage of the dependent instruction.
- Every B or J type instruction successfully executed proves the control hazard solution is successful.

0000001e 0000000c 0000001d XXXXXXXX 0000001c XXXXXXXX 0000001b 00000007 0000001a 00000007 00000019 XXXXXXXX 00000018 XXXXXXXX 00000017 XXXXXXX 00000016 xxxxxxxx 00000015 XXXXXXXX 00000014 XXXXXXXX 00000013 xxxxxxx 00000012 xxxxxxxx 00000011 XXXXXXXX 00000010 XXXXXXXX 0000000f xxxxxxxx 0000000e XXXXXXXX 0000000d 00000000a 0000000c 0000000e d000000b 80000000 0000000a 0000000e 00000009 00000012 80000000 00000000a 00000007 000000e4 00000006 0000000c 00000005 d0000000b 00000004 00000001 00000003 000000c0 00000002 00000019 00000001 XXXXXXXX 00000000 XXXXXXXX

Cash Memory System TEST Comments:

- It stored in the address 0x5 (0d5) 0xa which is the value of 0x5 register of the register file -at run time- which verify write miss operation.
- It stored in the address 0x6 (0d6) 0xc which is the value of 0x6 register of the register file -at run time- which verify write hit after read miss operation.
- It stored in the address 0xc (0d12) 0xe which is the value of 0x7 register of the register file -at run time- which verify write miss after read hit operation.
- It stored in the address 0x28 (0d40) 0xa which is the value of 0x5 register of the register file
 at run time- which verify write miss after read hit with load stall operation.
- It stored in the address 0x2d (0d45) 0xc which is the value of 0x6 register of the register file -at run time- which verify write miss after read miss operation.
- It stored in the address 0x8 (0d8) 0xa which is the value of 0x8 register of the register file -at run time- which verify read miss after write miss operation on different blocks.
- It stored in the address 0x50 (0d80) 0xc which is the value of 0x9 register of the register file -at run time- which verify read hit after write hit operation.
- It stored in the address 0x18 (0d24) 0xe which is the value of 0x12 register of the register file -at run time- which verify read hit of an address which is the same of the instruction before which is does read miss operation.
- It stored in the address 0x20 (0d32) 0xa which is the value of 0x13 register of the register file
 -at run time- which verify read miss after write miss operation on the same data block.

•